IP Library Granted Patent US 12,457,034
Granted Patent B2
US 12,457,034 · App. 18/141,115 · Granted Oct 28, 2025

Enhanced clock frequency control

Inventors: Nimesh Ambeskar (Germantown, MD); Patrick O'Neil (Germantown, MD)
Assignee: Hughes Network Systems, LLC
H04B7/18519H04J3/0667H04W56/0015
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,457,034
App. No.
18/141,115
Granted
Oct 28, 2025
Kind
B2
Abstract

Methods, systems, and apparatus, for enhanced clock frequency control. In some implementations, a clock system tracks time using a clock signal having a clock frequency. An interface receives a time reference from a reference clock, and a feedback loop synchronizes the clock system with the reference clock. The feedback loop includes a feedback loop controller configured to determine a clock frequency adjustment for the clock system based on an offset between the time reference and a time indicated by the clock system. The feedback loop also includes a smoothing filter configured to alter the clock frequency adjustment determined using the feedback loop controller. The feedback loop updates the clock frequency of the clock system based on the altered clock frequency adjustment.

Claims (39)

1. A satellite gateway comprising:

one or more modulators configured to generate modulated output for transmission to a satellite;

one or more demodulators configured to demodulate signals received from the satellite;

a master clock that is configured to determine a time based on global positioning system (GPS) signals and to generate time reference packets based on the time based on GPS signals;

a network device comprising a clock system, wherein the network device is configured to receive time reference packets generated based on the master clock, synchronize the clock system based on the received time reference packets, and use the clock system to transmit time references to the one or more modulators and the one or more demodulators, wherein the clock system comprises a feedback loop configured to synchronize the clock system with a reference clock, the feedback loop comprising:

a feedback loop controller configured to determine a clock frequency adjustment for the clock system based on an offset between the time reference and a time indicated by the clock system; and

a smoothing filter configured to alter the clock frequency adjustment determined using the feedback loop controller;

wherein the feedback loop is configured to update a clock frequency based on the altered clock frequency adjustment.

2. The satellite gateway of claim 1 , wherein the time reference packets generated by the master clock are precision time protocol (PTP) packets.

3. The satellite gateway of claim 1 , wherein the smoothing filter applies an exponential smoothing function or a weighted average smoothing function.

4. The satellite gateway of claim 1 , wherein the clock system of the network device is used to synchronize operation of the one or more modulators and the one or more demodulators.

5. The satellite gateway of claim 1 , wherein the satellite gateway is configured to transmit frequency reference information for satellite terminals that communicate with the satellite gateway, and the frequency reference information is based on output of the clock system of the network device.

6. The satellite gateway of claim 1 , wherein the clock system is configured to synchronize the clock system with the master clock to generate a frequency reference signal having a peak variation in output frequency of 5 parts per billion (ppb) or less.

7. A system comprising:

a clock system that tracks time using a clock signal having a clock frequency;

an interface to receive a time reference from a reference clock; and

a feedback loop configured to synchronize the clock system with the reference clock, the feedback loop comprising:

a feedback loop controller configured to determine a clock frequency adjustment for the clock system based on an offset between the time reference and a time indicated by the clock system; and

a smoothing filter configured to alter the clock frequency adjustment determined using the feedback loop controller;

wherein the feedback loop is configured to update the clock frequency of the clock system based on the altered clock frequency adjustment.

8. The system of claim 7 , wherein the time reference comprises precision time protocol (PTP) packets.

9. The system of claim 7 , wherein the smoothing filter applies an exponential smoothing function or a weighted average smoothing function.

10. The system of claim 7 , wherein the clock system is configured to output packets used to synchronize timing of one or more other devices.

11. The system of claim 10 , wherein the clock system is configured to provide output packets used to synchronize a receiver of a wireless communication system and a transmitter of the wireless communication system.

12. The system of claim 10 , wherein the clock frequency is used to determine a frequency reference for transmitting or receiving signals in a satellite communication system.

13. The system of claim 7 , wherein the feedback loop includes a clamping filter configured to limit a magnitude of updates to the clock frequency of the clock system.

14. The system of claim 7 , wherein the smoothing filter comprises a digitally-implemented filter, the feedback loop being configured to calculate clock frequency adjustments for each of a series of time steps, wherein the smoothing filter calculates each of the clock frequency adjustments a weighted average between (i) a first adjustment value determined for a current time step in the series of time steps and (ii) a second adjustment value determined for a previous time step in the series of time steps that immediately precedes the current time step, wherein the first adjustment value and the second adjustment value are weighted according to a predetermined smoothing factor.

15. A method performed by a clock system of a communication system, the method comprising:

tracking, by the clock system, time and generating a clock signal having a clock frequency;

receiving, by the clock system, a packet comprising a time reference from a master clock;

determining, by the clock system, an offset between the time reference and a time indicated by the clock system;

using, by the clock system, a feedback loop controller to determine a clock frequency adjustment for the clock system based on the offset;

applying, by the clock system, a smoothing filter to alter the clock frequency adjustment determined using the feedback loop controller; and

updating, by the clock system, the clock system using the altered clock frequency adjustment.

16. The method of claim 15 , wherein determining the offset includes applying a delay filter configured to limit the determined offset to within a predetermined range.

17. The method of claim 15 , further comprising, after updating the clock frequency according to the altered clock frequency adjustment, performing at least one of (i) using the updated clock frequency to generate a frequency reference for a modulator or a demodulator of the communication system or (ii) sending a time reference packet indicating a time based on the updated clock frequency to the modulator or the demodulator of the communication system.

18. The method of claim 15 , wherein the feedback loop controller is a proportional-integral (PI) feedback loop controller.

19. The method of claim 15 , wherein the clock system is configured to use a time determined using an updated clock frequency to send packets to synchronize timing of one or more other devices.

20. The method of claim 15 , wherein the communication system comprises a satellite communication system, and wherein the clock system is included in a satellite gateway and is used to synchronize a transmit chain or receive chain with the master clock of the satellite gateway.

Assignments (3)
SECURITY INTEREST Recorded Sep 29, 2025
From: HUGHES NETWORK SYSTEMS, LLC
To: U.S. BANK NATIONAL ASSOCIATION
Reel/Frame 072955/0166 →
SECURITY INTEREST Recorded Jan 14, 2025
From: HUGHES NETWORK SYSTEMS, LLC
To: U.S. BANK NATIONAL ASSOCIATION
Reel/Frame 069862/0464 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 26, 2024
From: AMBESKAR, NIMESH; O'NEIL, PATRICK J.
To: HUGHES NETWORK SYSTEMS, LLC
Reel/Frame 067243/0349 →
Continuity (1)
Related Publication 20240364417A1 · Oct 31, 2024
References Cited (46)
US 8599986B2 · Rahbar · 2013 [cited by examiner]
US 8873589B2 · Aweya et al. · 2014 [cited by applicant]
US 8913632B2 · Aweya et al. · 2014 [cited by applicant]
US 8977191B2 · Jong et al. · 2015 [cited by applicant]
US 9036084B2 · Law et al. · 2015 [cited by applicant]
US 9112631B2 · Aweya · 2015 [cited by examiner]
US 9172458B2 · Ragland et al. · 2015 [cited by applicant]
US 9444470B2 · Milijevic · 2016 [cited by examiner]
US 9544079B2 · Dalvi et al. · 2017 [cited by applicant]
US 9591595B2 · Steber et al. · 2017 [cited by applicant]
US 9628210B1 · Zampetti · 2017 [cited by applicant]
US 9667370B2 · Tzeng et al. · 2017 [cited by applicant]
US 9671761B2 · Dougan et al. · 2017 [cited by applicant]
US 9749035B2 · Vasavada et al. · 2017 [cited by applicant]
US 9843405B2 · Aweya et al. · 2017 [cited by applicant]
US 10341083B2 · Mayer et al. · 2019 [cited by applicant]
US 10361772B2 · Regunathan · 2019 [cited by examiner]
US 10476509B2 · Spijker · 2019 [cited by examiner]
US 10483987B1 · Ranganathan · 2019 [cited by examiner]
US 10718870B2 · Derbez · 2020 [cited by examiner]
US 11006378B2 · Koelemeij et al. · 2021 [cited by applicant]
US 11038511B2 · Weeks · 2021 [cited by examiner]
US 11165622B2 · Ambeskar et al. · 2021 [cited by applicant]
US 11323195B2 · Ambeskar et al. · 2022 [cited by applicant]
US 11436172B2 · Hantz et al. · 2022 [cited by applicant]
US 11496234B2 · Seethamraju · 2022 [cited by applicant]
US 11616587B1 · Byagowi et al. · 2023 [cited by applicant]
US 20040234018A1 · Ram et al. · 2004 [cited by applicant]
US 20130034197A1 · Aweya et al. · 2013 [cited by applicant]
US 20150215031A1 · Dalvi et al. · 2015 [cited by applicant]
US 20210203412A1 · Whitefield et al. · 2021 [cited by applicant]
US 20230029644A1 · Ambeskar et al. · 2023 [cited by applicant]
US 20230370984A1 · Ambeskar et al. · 2023 [cited by applicant]
US 20240056178A1 · Ambeskar et al. · 2024 [cited by applicant]
WO WO2024035980 · 2024 [cited by applicant]
Bass, “How Precision Time Protocol (PTP) is Improving Accuracy One Clock at a Time,” Global Knowledge, Apr. 2017, 3 pages. [cited by applicant]
Endruntechnologies.com [online], “Precision Time Protocol (PTP/IEEE-1588),” available on or before May 14, 2015, via Internet Archive: Wayback Machine URL <https://web.archive.org/web/20150514095618/https://endruntechno… [cited by applicant]
Jain, “Steady State Error: What is it? (Steady-State Gain, Value & Formula),” Electrical4U, Oct. 2020, 1-17. [cited by applicant]
Liu et al., “Frequency Synchronization in Global Satellite Communications Systems,” IEEE Transactions on Communications, Mar. 2003, 51(3):359-365. [cited by applicant]
Marrero et al., “Architectures and Synchronization Techniques for Distributed Satellite Systems: A Survey,” CoRR, Submitted on Mar. 2022, arVix:2203.08698, 39 pages. [cited by applicant]
networklessons.com [online], “Introduction to Precision Time Protocol (PTP),” available on or before Dec. 14, 2023, via Internet Archive: Wayback Machine URL <https://web.archive.org/web/20231214000358/https://networkle… [cited by applicant]
Wikipedia.com [online], “Precision Time Protocol,” available on or before Feb. 9, 2023, via Internet Archive: Wayback Machine URL <https://web.archive.org/web/20230209105121/https://en.wikipedia.org/wiki/Precision_Time_… [cited by applicant]
Zhang et al., “A Clock Synchronization Algorithm for the Satellite System Based on MF-TDMA,” Journal of Physics: Conference Series, Feb. 2021, 1815(1):1-8. [cited by applicant]
Idrees et al., “IEEE 1588 for Clock Synchronization in Industrial IoT and Related Applications: A Review on Contributing Technologies, Protocols and Enhancement Methodologies, ” IEEE Access, Aug. 2020, 8:155660-155678. [cited by applicant]
International Search Report and Written Opinion in International Appln. No. PCT/US2024/026584, mailed on Aug. 19, 2024, 14 pages. [cited by applicant]
Wensi, “Study and Implementation of IEEE 1588 Precise Time Protocol,” Thesis for the degree of Programme in Information Technology, Tampere University of Technology, Department of Communication Engineering, Aug. 2013, 8… [cited by applicant]