IP Library Granted Patent US 12,560,646
Granted Patent B2
US 12,560,646 · App. 18/155,617 · Granted Feb 24, 2026

Form factor equivalent load testing device

Inventors: Roger Beeston (Camas, WA); Christopher Poach (West Linn, OR); David Baretich (Aurora, OR)
Assignee: ProGrAnalog Corp.
G01R31/2879
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,560,646
App. No.
18/155,617
Granted
Feb 24, 2026
Kind
B2
Abstract

An electronic load testing system is configured to emulate aspects of an integrated circuit (IC). A control module of the system is configured to be electrically coupled to a first location on a printed circuit board (PCB) of an electronic assembly, and a load module is configured to be electrically coupled to a second location on the PCB. The load module includes a load cell configured to selectively conduct current from a power supply of the electronic assembly. The first location and the second location are spaced apart and in electronic communication via one or more traces of the PCB. The control module is configured to communicate with the load module via the one or more traces of the PCB. In some examples, the load module and the IC have an equivalent form factor, such that the load module can be installed in place of the IC.

Claims (36)

1 . An electronic load testing system, comprising:

a control module configured to be electrically coupled to a first location on a printed circuit board (PCB) assembly of an electronic assembly; and

a load module configured to be electrically coupled to a second location on the PCB assembly, wherein the first location and the second location are spaced apart and in electronic communication via one or more traces of the PCB assembly;

the load module comprising a load cell configured to mimic a load by selectively conducting current from a power supply of the PCB assembly, the load cell comprising a transistor and a current sense resistor;

wherein the control module is configured to communicate with the load module via the one or more traces of the PCB assembly.

2 . The electronic load testing system of claim 1 , wherein at least one of the first location and/or the second location comprises an integrated socket of the PCB.

3 . The electronic load testing system of claim 1 , wherein the first location comprises a memory module socket and the second location comprises a processor socket.

4 . The electronic load testing system of claim 1 , wherein the load cell is a first load cell; and

wherein the load module comprises at least a second load cell, such that the first load cell and the second load cell share a common negative current sense connection.

5 . The electronic load testing system of claim 1 , wherein the transistor comprises a metal-oxide semiconductor field-effect transistor (MOSFET).

6 . The electronic load testing system of claim 1 , wherein the control module includes a linear driver configured to generate a driving voltage applied to a gate of the transistor.

7 . The electronic load testing system of claim 6 , wherein the linear driver is coupled to an output of a digital-to-analog converter such that the control module is configured to adjust for nonlinearities of the transistor.

8 . The electronic load testing system of claim 1 , wherein the load cell is a first load cell and the load module comprises at least a second load cell;

wherein the control module is configured to utilize respective linear drivers to generate driving voltages applied to respective transistors of the load cells; and

wherein the first load cell and the second load cell share a common negative current sense connection and a common positive current sense connection.

9 . The electronic load testing system of claim 8 , wherein the linear drivers are configured to utilize respective outputs of digital-to-analog converters to adjust for nonlinearities of the transistors.

10 . The electronic load testing system of claim 8 , wherein the linear drivers are configured to utilize an output of a same digital-to-analog converter to adjust for nonlinearities of the transistors.

11 . The electronic load testing system of claim 1 , further comprising a temperature sensor, wherein the electronic load testing system is configured to measure one or more thermal management properties of the electronic assembly using the temperature sensor.

12 . The electronic load testing system of claim 1 , further comprising the electronic assembly, wherein the electronic load testing system is coupled to the electronic assembly, and wherein the electronic assembly comprises a computer motherboard, the first location is a memory module socket, the second location is a processor socket, and the one or more traces comprise a data bus of the motherboard.

13 . A method of testing a characteristic of an electrical system utilizing the electronic load testing system of claim 1 , wherein the electrical system includes the PCB of the electronic assembly, the method comprising:

causing a current in the load cell by transmitting a drive signal from the control module to a gate of the transistor via one or more of the traces of the PCB assembly;

measuring a voltage across the current sense resistor using the control module via one or more of the traces; and

assessing the characteristic of the electrical system by comparing the measured voltage to an expected voltage.

14 . An electronic load testing system configured to emulate aspects of an integrated circuit (IC), the testing system comprising:

a control module configured to be electrically coupled to a first location on a printed circuit board (PCB) of an electronic assembly; and

a load module configured to be electrically coupled to a second location on the PCB, the load module comprising a load cell configured to selectively conduct current from a power supply of the electronic assembly, the load cell comprising a transistor and a current sense resistor;

wherein the first location and the second location are spaced apart and in electronic communication via one or more traces of the PCB;

wherein the control module is configured to communicate with the load module via the one or more traces of the PCB; and

wherein the load module and the IC have a same footprint.

15 . The electronic load testing system of claim 14 , wherein the load module is configured to have substantially the same thermal properties as the IC.

16 . The electronic load testing system of claim 15 , further comprising a temperature sensor, wherein the electronic load testing system is configured to measure one or more thermal management properties of the electronic assembly using the temperature sensor.

17 . The electronic load testing system of claim 14 , further comprising the electronic assembly;

wherein the electronic load testing system is coupled to the electronic assembly; and

wherein the electronic assembly comprises a computer motherboard, the first location is a memory module socket, the second location is a processor socket, and the one or more traces comprise a data bus of the motherboard.

18 . The electronic load testing system of claim 14 , wherein the load cell is a first load cell, the load module further comprising a second load cell sharing a common negative current sense connection with the first load cell.

19 . The electronic load testing system of claim 14 , wherein the control module is physically separate from the load module.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2025
From: PROGRANALOG CORP.
To: BEESTON, ROGER
Reel/Frame 071066/0550 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 24, 2023
From: BEESTON, ROGER; POACH, CHRISTOPHER; BARETICH, DAVID
To: PROGRANALOG CORP.
Reel/Frame 062795/0414 →
Continuity (4)
Provisional Application 63380219 · Oct 19, 2022
Provisional Application 63352182 · Jun 14, 2022
Provisional Application 63300215 · Jan 17, 2022
Related Publication 20230228811A1 · Jul 20, 2023
References Cited (7)
US 20050035754A1 · Ho et al. · 2005 [cited by applicant]
US 20070057720A1 · Hand · 2007 [cited by examiner]
US 20100188073A1 · Rothberg et al. · 2010 [cited by applicant]
US 20140361798A1 · Johnson et al. · 2014 [cited by applicant]
US 20160259016A1 · Remnas et al. · 2016 [cited by applicant]
US 20200333403A1 · Wang · 2020 [cited by examiner]
TW 202113382A · 2021 [cited by applicant]