IP Library Granted Patent US 12,193,151
Granted Patent B2
US 12,193,151 · App. 18/157,489 · Granted Jan 7, 2025

High-frequency circuit board and antenna module

Inventors: Shirou Ozaki (Yamato, JP); Naoya Okamoto (Isehara, JP); Yoshihiro Nakata (Atsugi, JP); Yusuke Kumazaki (Atsugi, JP); Toshihiro Ohki (Hadano, JP); Naoki Hara (Sagamihara, JP)
Assignee: Fujitsu Limited
H05K1/0243H01Q1/12H05K1/115H05K2201/10098
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,193,151
App. No.
18/157,489
Granted
Jan 7, 2025
Kind
B2
Abstract

A high-frequency circuit board includes: a first insulating layer having a first dielectric constant; a first metal layer provided to stack over the first insulating layer; a second insulating layer provided to stack over the first metal layer, and having a second dielectric constant lower than the first dielectric constant; a second metal layer provided to stack over the second insulating layer, on which a compound semiconductor device is mounted; and first vias penetrating the second insulating layer and connecting the first metal layer with the second metal layer.

Claims (17)

1. A high-frequency circuit board comprising: a first insulating layer having a first dielectric constant; a first metal layer provided to stack over the first insulating layer; a second insulating layer provided to stack over the first metal layer, and having a second dielectric constant lower than the first dielectric constant; a second metal layer provided to stack over the second insulating layer, on which a compound semiconductor device is mounted; and first vias penetrating the second insulating layer and connecting the first metal layer with the second metal layer, further comprising: a third metal layer arranged on an opposite side to the first metal layer with respect to the first insulating layer, and held at reference potential; and second vias penetrating the first insulating layer and connecting the first metal layer with the third metal layer.

2. The high-frequency circuit board as claimed in claim 1 , wherein the first metal layer and the third metal layer are formed in part of a region where the first insulating layer is present in plan view.

3. The high-frequency circuit board as claimed in claim 1 , wherein the second insulating layer is a resin layer or a quartz layer.

4. The high-frequency circuit board as claimed in claim 1 , wherein a thickness of the second insulating layer is less than ¼ of a wavelength at a frequency of a signal at which the compound semiconductor device processes the signal.

5. The high-frequency circuit board as claimed in claim 1 , wherein the second insulating layer is made of SiC, AlN, or Si.

6. The high-frequency circuit board as claimed in claim 1 , wherein a thickness of the first insulating layer is greater than or equal to ¼ of a wavelength at a frequency of a signal input into the compound semiconductor device.

7. The high-frequency circuit board as claimed in claim 1 , wherein the first insulating layer has a thickness of greater than or equal to 100 μm.

8. The high-frequency circuit board as claimed in claim 1 , wherein an interval between the first vias is less than or equal to 100 μm.

9. An antenna module comprising:

an antenna; and

a high-frequency circuit board on which the antenna is mounted,

wherein the high-frequency circuit board includes:

a first insulating layer having a first dielectric constant,

a first metal layer provided to stack over the first insulating layer,

a second insulating layer provided to stack over the first metal layer, and having a second permittivity lower than a first permittivity,

a second metal layer provided to stack over the second insulating layer, on which a compound semiconductor device is mounted, and

first vias penetrating the second insulating layer and connecting the first metal layer with the second metal layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 5, 2026
From: FUJITSU LIMITED
To: 1FINITY INC.
Reel/Frame 074197/0244 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2023
From: OZAKI, SHIROU; OKAMOTO, NAOYA; NAKATA, YOSHIHIRO; KUMAZAKI, YUSUKE; OHKI, TOSHIHIRO; HARA, NAOKI
To: FUJITSU LIMITED
Reel/Frame 062448/0556 →
Priority Claims (1)
JP 2022-056168 · Mar 30, 2022 · national
Continuity (1)
Related Publication 20230354507A1 · Nov 2, 2023
References Cited (5)
US 20030006063A1 · Otsuka · 2003 [cited by examiner]
US 20060043585A1 · Sukegawa et al. · 2006 [cited by applicant]
US 20120182705A1 · Hardin · 2012 [cited by examiner]
JP 2006093659A · 2006 [cited by applicant]
JP 2009159202A · 2009 [cited by applicant]