IP Library Granted Patent US 12,289,554
Granted Patent B2
US 12,289,554 · App. 18/165,663 · Granted Apr 29, 2025

Artifact mitigation in capacitor transimpedance amplifier (CTIA)-based imagers or other imaging devices

Inventor: Bryan W. Kean (Denver, CO)
Assignee: Raytheon Company
H04N25/778H03F3/087H04N25/709
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,289,554
App. No.
18/165,663
Granted
Apr 29, 2025
Kind
B2
Abstract

An apparatus includes a photodetector configured to generate an electrical current based on received illumination. The apparatus also includes a capacitor transimpedance amplifier (CTIA) unit cell having (i) an amplifier configured to receive the electrical current and a first reference voltage and generate a pre-integration voltage, (ii) a feedback capacitor coupled in parallel across the amplifier, (iii) a reset switch coupled in parallel across the feedback capacitor, and (iv) a coupling capacitor coupled to an output of the amplifier and configured to receive the pre-integration voltage and generate an integration voltage. The apparatus further includes a comparator configured to compare the pre-integration voltage and a second reference voltage, where generation of the integration voltage is modifiable based on the comparison.

Claims (72)

1. An apparatus comprising:

a photodetector configured to generate an electrical current based on received illumination;

a capacitor transimpedance amplifier (CTIA) unit cell comprising (i) an amplifier configured to receive the electrical current and a first reference voltage and generate a pre-integration voltage, (ii) a feedback capacitor coupled in parallel across the amplifier, (iii) a reset switch coupled in parallel across the feedback capacitor, and (iv) a coupling capacitor coupled to an output of the amplifier and configured to receive the pre-integration voltage and generate an integration voltage;

a comparator configured to compare the pre-integration voltage and a second reference voltage, wherein generation of the integration voltage is modifiable based on the comparison;

a bypass switch coupled in parallel with the coupling capacitor; and

a clamp switch configured to clamp the integration voltage to a specified voltage.

2. The apparatus of claim 1 , wherein:

the reset and clamp switches are configured to be closed to reset the CTIA unit cell; and

the reset switch is configured to be opened at a beginning of an integration period.

3. The apparatus of claim 2 , wherein, when no high flux condition is detected by the comparator based on the comparison:

the clamp switch is configured to be opened after the beginning of the integration period; and

the bypass switch is configured to remain opened during the integration period.

4. The apparatus of claim 2 , wherein, when a high flux condition is detected by the comparator based on the comparison:

the bypass switch is configured to be closed in order to provide the pre-integration voltage as the integration voltage; and

the clamp switch is configured to be opened so that the integration voltage is not clamped to the specified voltage.

5. The apparatus of claim 1 , wherein:

the amplifier is configured to receive the electrical current on an inverting input terminal and the first reference voltage on a non-inverting input terminal, the inverting input terminal coupled to an output of the photodetector; and

the comparator and the bypass switch are coupled to an output of the amplifier.

6. The apparatus of claim 1 , wherein:

the comparator is configured to generate a detection signal in response to detecting a high flux condition based on the comparison; and

the apparatus further comprises a controller configured to control operation of the bypass and clamp switches based on the detection signal in order to modify the generation of the integration voltage.

7. The apparatus of claim 1 , further comprising:

a buffer configured to receive the integration voltage and generate an output signal.

8. A system comprising:

a focal plane array comprising multiple pixel circuit elements;

wherein each pixel circuit element comprises:

a photodetector configured to generate an electrical current based on received illumination;

a capacitor transimpedance amplifier (CTIA) unit cell comprising (i) an amplifier configured to receive the electrical current and a first reference voltage and generate a pre-integration voltage, (ii) a feedback capacitor coupled in parallel across the amplifier, (iii) a reset switch coupled in parallel across the feedback capacitor, and (iv) a coupling capacitor coupled to an output of the amplifier and configured to receive the pre-integration voltage and generate an integration voltage;

a comparator configured to compare the pre-integration voltage and a second reference voltage, wherein generation of the integration voltage is modifiable based on the comparison;

a bypass switch coupled in parallel with the coupling capacitor; and

a clamp switch configured to clamp the integration voltage to a specified voltage.

9. The system of claim 8 , wherein, in each pixel circuit element:

the reset and clamp switches are configured to be closed to reset the CTIA unit cell; and

the reset switch is configured to be opened at a beginning of an integration period.

10. The system of claim 9 , wherein, in each pixel circuit element, when no high flux condition is detected by the comparator based on the comparison:

the clamp switch is configured to be opened after the beginning of the integration period; and

the bypass switch is configured to remain opened during the integration period.

11. The system of claim 9 , wherein, in each pixel circuit element, when a high flux condition is detected by the comparator based on the comparison:

the bypass switch is configured to be closed in order to provide the pre-integration voltage as the integration voltage; and

the clamp switch is configured to be opened so that the integration voltage is not clamped to the specified voltage.

12. The system of claim 8 , wherein, in each pixel circuit element:

the amplifier is configured to receive the electrical current on an inverting input terminal and the first reference voltage on a non-inverting input terminal, the inverting input terminal coupled to an output of the photodetector; and

the comparator and the bypass switch are coupled to an output of the amplifier.

13. The system of claim 8 , wherein:

in each pixel circuit element, the comparator is configured to generate a detection signal in response to detecting a high flux condition based on the comparison; and

the system further comprises at least one controller configured to control operation of the bypass and clamp switches in each pixel circuit element based on the detection signal in order to modify the generation of the integration voltage.

14. The system of claim 8 , wherein each pixel circuit element further comprises:

a buffer configured to receive the integration voltage and generate an output signal.

15. The system of claim 8 , further comprising:

a data processing system configured to process output signals from the focal plane array and generate one or more images of a scene.

16. A method comprising:

generating an electrical current based on received illumination using a photodetector;

integrating the electrical current using a capacitor transimpedance amplifier (CTIA) unit cell comprising (i) an amplifier configured to receive the electrical current and a first reference voltage and generate a pre-integration voltage, (ii) a feedback capacitor coupled in parallel across the amplifier, (iii) a reset switch coupled in parallel across the feedback capacitor, and (iv) a coupling capacitor coupled to an output of the amplifier and configured to receive the pre-integration voltage and generate an integration voltage;

comparing the pre-integration voltage and a second reference voltage; and

controlling generation of the integration voltage based on the comparison;

wherein:

a bypass switch is coupled in parallel with the coupling capacitor;

a clamp switch is configured to clamp the integration voltage to a specified voltage; and

controlling the generation of the integration voltage comprises controlling operation of the bypass and clamp switches based on the comparison.

17. The method of claim 16 , wherein:

the reset and clamp switches are closed to reset the CTIA unit cell;

the reset switch is opened at a beginning of an integration period;

when no high flux condition is detected based on the comparison, (i) the clamp switch is opened after the beginning of the integration period and (ii) the bypass switch remains opened during the integration period; and

when a high flux condition is detected based on the comparison, (i) the bypass switch is closed in order to provide the pre-integration voltage as the integration voltage and (ii) the clamp switch is opened so that the integration voltage is not clamped to the specified voltage.

18. The method of claim 16 , wherein:

the amplifier receives the electrical current on an inverting input terminal and the first reference voltage on a non-inverting input terminal, the inverting input terminal coupled to an output of the photodetector; and

the comparator and the bypass switch are coupled to an output of the amplifier.

19. The method of claim 16 , wherein:

the comparator generates a detection signal in response to detecting a high flux condition based on the comparison; and

operation of the bypass and clamp switches are controlled based on the detection signal in order to modify the generation of the integration voltage.

20. The method of claim 16 , further comprising:

using a buffer to receive the integration voltage and generate an output signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2023
From: KEAN, BRYAN W.
To: RAYTHEON COMPANY
Reel/Frame 062617/0084 →
Continuity (1)
Related Publication 20240267655A1 · Aug 8, 2024
References Cited (42)
US 6121843A · Vampola · 2000 [cited by examiner]
US 6252462B1 · Hoffman · 2001 [cited by applicant]
US 6885002B1 · Finch et al. · 2005 [cited by applicant]
US 6927796B2 · Liu et al. · 2005 [cited by applicant]
US 7148727B2 · Van Bogget · 2006 [cited by applicant]
US 9621829B1 · Boemler · 2017 [cited by examiner]
US 9628105B1 · Veeder · 2017 [cited by applicant]
US 10242268B2 · Harris et al. · 2019 [cited by applicant]
US 11496701B2 · Cantrell · 2022 [cited by applicant]
US 11843355B2 · Kean et al. · 2023 [cited by applicant]
US 12029599B2 · Cao et al. · 2024 [cited by applicant]
US 20030150979A1 · Lauffenburger et al. · 2003 [cited by applicant]
US 20050199813A1 · Van Bogget · 2005 [cited by applicant]
US 20080106297A1 · Jao · 2008 [cited by applicant]
US 20080218614A1 · Joshi · 2008 [cited by examiner]
US 20110221520A1 · Bales · 2011 [cited by applicant]
US 20120261553A1 · Elkind et al. · 2012 [cited by applicant]
US 20120305786A1 · Dierickx · 2012 [cited by applicant]
US 20130187028A1 · Salvestrini · 2013 [cited by examiner]
US 20140061472A1 · Salvestrini · 2014 [cited by examiner]
US 20170205283A1 · Wyles et al. · 2017 [cited by applicant]
US 20180124336A1 · Jonas · 2018 [cited by applicant]
US 20190313046A1 · McGee, III et al. · 2019 [cited by applicant]
US 20190335118A1 · Simolon et al. · 2019 [cited by applicant]
US 20220311960A1 · Cantrell · 2022 [cited by applicant]
US 20230095511A1 · Boemler · 2023 [cited by applicant]
US 20230253932A1 · Kean · 2023 [cited by examiner]
US 20230269502A1 · Black · 2023 [cited by examiner]
CN 102523394B · 2014 [cited by examiner]
CN 107563202B · 2020 [cited by examiner]
CN 115876320A · 2023 [cited by examiner]
CN 115914872B · 2024 [cited by examiner]
TW I287818B · 2007 [cited by applicant]
Notice of Allowance dated Oct. 3, 2023 in connection with U.S. Appl. No. 17/480,554, 13 pages. [cited by applicant]
Non-Final Office Action dated Apr. 19, 2023 in connection with U.S. Appl. No. 17/480,554, 11 pages. [cited by applicant]
Notice of Allowance dated Mar. 15, 2023 in connection with U.S. Appl. No. 17/649,994, 9 pages. [cited by applicant]
Non-Final Office Action dated Apr. 9, 2024 in connection with U.S. Appl. No. 18/165,713, 7 pages. [cited by applicant]
Abbasi et al., “A PFM-Based Digital Pixel with an Off-Pixel Residue Measurement for Small Pitch FPAs,” IEEE Transactions on Circuits and Systems—II: Express Briefs, vol. 64, No. 8, Aug. 2017, 5 pages. [cited by applicant]
Bisiaux et al., “A 14-b Two-step Inverter-based ΣΔADC for CMOS Image Sensor,” 15th IEEE International New Circuits and Systems Conference, Nov. 2017, 4 pages. [cited by applicant]
Kean et al., “High-Energy Suppression for Capacitor Transimpedance Amplifier (CTIA)-Based Imagers or Other Imaging Devices,” U.S. Appl. No. 17/649,994, filed Feb. 4, 2022, 30 pages. [cited by applicant]
Kean, “High Flux Detection and Imaging Using Capacitor Transimpedance Amplifier (CTIA)-Based Unit Cells in Imaging Devices,” U.S. Appl. No. 18/165,713, filed Feb. 7, 2023, 49 pages. [cited by applicant]
Final Office Action dated Jul. 19, 2024 in connection with U.S. Appl. No. 18/165,713, 8 pages. [cited by applicant]