IP Library Granted Patent US 12,657,628
Granted Patent B2
US 12,657,628 · App. 18/172,250 · Granted Jun 16, 2026

Method and system for high frequency trading

Inventors: Hyunsung Kim (Seongnam-si, KR); Sungyeob Yoo (Seongnam-si, KR)
Assignee: REBELLIONS INC.
G06Q40/04
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,657,628
App. No.
18/172,250
Granted
Jun 16, 2026
Kind
B2
Abstract

A method for high frequency trading is provided, which is performed by one or more processors, and includes generating input data based on market data for a target item, generating prediction data for the target item for each of a plurality of future time points by inputting the generated input data to a machine learning model, and generating order data for the target item based on the generated prediction data.

Claims (44)

1 . A method for generating output data based on reference data of a target item, wherein the method is performed by a pre-processing circuit connected to a plurality of application-specific integrated circuits dedicated for a machine learning model, the method comprising:

receiving, by the pre-processing circuit, reference data from one or more external systems which are external to the pre-processing circuit and the plurality of application-specific integrated circuits;

selecting, by the pre-processing circuit, an application-specific integrated circuit of the plurality of application-specific integrated circuits and a batch size of a plurality of batch sizes based on a plurality of latencies, each of the plurality of latencies being associated with a respective one of the plurality of application-specific integrated circuits and a respective one of the plurality of batch sizes;

generating, by the pre-processing circuit, input data having the selected batch size for the machine learning model;

transmitting, by the pre-processing circuit, the input data having the selected batch size to the selected application-specific integrated circuit, wherein the selected application-specific integrated circuit is configured to perform the machine learning model based on the transmitted input data having the selected batch size, and the machine learning model generates prediction data for the target item for each of a plurality of future time points based on the transmitted input data having the selected batch size;

calculating, by the pre-processing circuit, a latency for output data;

selecting, by the pre-processing circuit, one future time point from among the plurality of future time points based on the latency for the output data; and

generating, by the pre-processing circuit, the output data for the target item corresponding to the selected future time point based on the generated prediction data.

2 . The method according to claim 1 , wherein the selecting the one future time point from among the plurality of future time points includes selecting, from among the plurality of future time points, an earliest future time point after the latency for the output data.

3 . The method according to claim 1 , wherein the selecting the one future time point from among the plurality of future time points includes:

selecting, from among the plurality of future time points, one or more future time points after the latency for the output data;

calculating an anticipated profit for each of the selected one or more future time points; and

selecting a future time point at which the calculated anticipated profit is maximum.

4 . The method according to claim 1 , wherein

the calculating the latency for the output data includes calculating the latency for the output data based on at least one of a data rate, input and output bandwidths between the pre-processing circuit and the selected application-specific integrated circuit, sizes of input and output data, a computation speed of the machine learning model by the selected application-specific integrated circuit, a processing speed of the pre-processing circuit, or a busy state of the selected application-specific integrated circuit.

5 . The method according to claim 4 , wherein the latency for the output data includes a time taken for the reference data to be pre-processed by the pre-processing circuit, a time taken for transferring the pre-processed data from the pre-processing circuit to the selected application-specific integrated circuit, a time taken for the selected application-specific integrated circuit to complete the computation of the machine learning model, a time taken for the computation result to be transmitted from the selected application-specific integrated circuit to the pre-processing circuit, and a time taken for the pre-processing circuit to generate the output data based on the computation result.

6 . The method according to claim 1 , further comprising transmitting the generated output data to a server.

7 . The method according to claim 1 , wherein the machine learning model is trained to infer prediction data for a specific item at a plurality of time points which are later than a specific time point, based on a training set including the reference data and ground truth data for the specific item at the specific time point.

8 . A non-transitory computer-readable recording medium storing instructions that, when executed by a pre-processing circuit connected to a plurality of application-specific integrated circuits is dedicated for a machine learning model, cause the pre-processing circuit to:

receive reference data from one or more external systems which are external to the pre-processing circuit and the plurality of application-specific integrated circuits;

select an application-specific integrated circuit of the plurality of application-specific integrated circuits and a batch size of a plurality of batch sizes based on the plurality of latencies, each of the plurality of latencies being associated with a respective one of the plurality of application-specific integrated circuits and a respective one of the plurality of batch sizes;

generate input data having the selected batch size for the machine learning model;

transmit the input data having the selected batch size to the selected application-specific integrated circuit, wherein the selected application-specific integrated circuit is configured to perform the machine learning model based on the transmitted input data having the selected batch size, and the machine learning model generates prediction data for the target item for each of a plurality of future time points based on the transmitted input data having the selected batch size;

calculate a latency for output data;

select one future time point from among the plurality of future time points based on the latency for the output data; and

generate the output data for the target item corresponding to the selected future time point based on the generated prediction data.

9 . An information processing system, comprising:

a pre-processing circuit for pre-processing;

a plurality of application-specific integrated circuits connected to the pre-processing circuit dedicated for a machine learning model,

wherein the pre-processing circuit is configured to:

receive reference data from one or more external systems which are external to the pre-processing circuit and the plurality of application-specific integrated circuits,

select an application-specific integrated circuit of the plurality of application-specific integrated circuits and a batch size of a plurality of batch sizes based on the plurality of latencies, each of the plurality of latencies being associated with a respective one of the plurality of application-specific integrated circuits and a respective one of the plurality of batch sizes,

generate input data having the selected batch size for the machine learning model,

transmit the input data having the selected batch size to the selected application-specific integrated circuit, wherein the selected application-specific integrated circuit is configured to perform the machine learning model based on the transmitted input data having the selected batch size, and the machine learning model generates prediction data for the target item for each of a plurality of future time points based on the transmitted input data having the selected batch size,

calculate a latency for output data,

select one future time point from among the plurality of future time points based on the latency for the output data, and

generate output data for the target item corresponding to the selected future time point based on the generated prediction data.

10 . The information processing system according to claim 9 , wherein the selecting the one future time point from among the plurality of future time points includes selecting, from among the plurality of future time points, an earliest future time point after the latency for the output data.

11 . The information processing system according to claim 9 , wherein the selecting the one future time point from among the plurality of future time points includes:

selecting, from among the plurality of future time points, one or more future time points after the latency for the output data;

calculating an anticipated profit for each of the selected one or more future time points; and

selecting a future time point at which the calculated anticipated profit is maximum.

12 . The information processing system according to claim 9 , wherein the calculating the latency for the output data includes calculating the latency for the output data based on at least one of a data rate, input and output bandwidths between the pre-processing circuit and the selected application-specific integrated circuit, sizes of input and output data, a computation speed of the machine learning model by the selected application-specific integrated circuit, a processing speed of the pre-processing circuit, or a busy state of the selected application-specific integrated circuit.

13 . The information processing system according to claim 9 , wherein the machine learning model is trained to infer the prediction data for a specific item at the plurality of time points which are later than a specific time point, based on a training set including the reference data and ground truth data for the specific item at the specific time point.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded May 22, 2025
From: REBELLIONS INC.; SAPEON KOREA INC.
To: REBELLIONS INC.
Reel/Frame 071357/0522 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 21, 2023
From: KIM, HYUNSUNG; YOO, SUNGYEOB
To: REBELLIONS INC.
Reel/Frame 062759/0368 →
Priority Claims (1)
KR 10-2022-0043473 · Apr 7, 2022 · national
Continuity (1)
Related Publication 20230325921A1 · Oct 12, 2023
References Cited (15)
US 20090043637A1 · Eder · 2009 [cited by examiner]
US 20200074274A1 · Fan et al. · 2020 [cited by applicant]
US 20200202436A1 · Krishnan · 2020 [cited by examiner]
US 20200364791A1 · Taylor · 2020 [cited by examiner]
US 20210358035A1 · Patel · 2021 [cited by examiner]
US 20220114664A1 · Curtis · 2022 [cited by examiner]
US 20220164815A1 · Petersen · 2022 [cited by examiner]
US 20220198562A1 · Cella · 2022 [cited by examiner]
US 20220327620A1 · Ndoutoumou · 2022 [cited by examiner]
JP 2017117152A · 2017 [cited by applicant]
JP 202061027A · 2020 [cited by applicant]
KR 1020010016454A · 2001 [cited by applicant]
WO 2020075304A1 · 2020 [cited by applicant]
Cartea, Alvaro (2012) “Buy Low Sell High: a High Frequency Trading Perspective,” Department of Mathematics, University College London, UK. [cited by applicant]
Office Action for KR 10-2022-0043473 by Korean Intellectual Property Office dated Jul. 22, 2024. [cited by applicant]