IP Library Granted Patent US 12,587,188
Granted Patent B2
US 12,587,188 · App. 18/175,980 · Granted Mar 24, 2026

Power modules for circuit protection

Inventors: Jun Wang (Lincoln, NE); Ekaterina Muravleva (Lincoln, NE)
Assignee: Nutech Ventures
H03K17/6871H01L23/62H01L24/72
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,587,188
App. No.
18/175,980
Granted
Mar 24, 2026
Kind
B2
Abstract

An electronic module is provided, which comprises a plurality of first field effect transistors (FETs), a plurality of second FETs paired with the first FETs, a controller connected to gate nodes of the first and second FETs, and a plurality of spring assemblies disposed between the paired first and second FETs. Each spring assembly has two ends comprises a disc spring that is clamped and at least one conductive path that connects both ends of the spring assembly. One end of the spring assembly is connected to a press-buffer that contacts at least one first FET, while the other end is connected to another press-buffer that contacts at least one second FET.

Claims (48)

1 . An electronic module, comprising:

a plurality of first field effect transistors (FETs);

a plurality of second FETs, each second FET of the plurality of second FETs pairing with a respective first FET of the plurality of first FETs;

a controller, connected to gate nodes of the plurality of first FETs and the plurality of second FETs; and

a plurality of spring assemblies, disposed between the plurality of first FETs and the plurality of second FETs and pairing with the respective first FETs of the plurality of first FETs,

wherein each spring assembly of the plurality of spring assemblies comprises a disc spring that is clamped and at least one conductive path that connects both ends of the spring assembly, and wherein one end of each spring assembly is connected to a press-buffer that contacts at least one first FET and the other end of the particular spring assembly is connected to another press-buffer that contacts at least one second FET,

wherein drain nodes of the plurality of first FETs are connected to a first electrode plate, and drain nodes of the plurality of second FETs are connected to a second electrode plate; and

wherein each source node of the plurality of first FETs is connected to one end of a respective spring assembly, and each source node of the respective plurality of second FETs pairing with the plurality of first FETs is connected to the other end of the respective spring assembly.

2 . The electronic module of claim 1 , wherein the plurality of first FETs and the plurality of second FETs operate in a normally-on or a normally-off state.

3 . The electronic module of claim 1 , further comprising:

one or more current sensors connected to the controller, each current sensor comprising a sensing element based on tunnel magnetoresistance (TMR) and a Rogowski coil,

wherein each of the one or more current sensors is disposed in a path enclosing a drain-source path of at least one FET.

4 . The electronic module of claim 1 , further comprising:

one or more temperature sensors connected to the controller,

wherein each of the one or more temperature sensors is attached to a FET of the plurality of first FETs or the plurality of second FETs.

5 . The electronic module of claim 1 , further comprising:

a communication interface, connected to the controller and configured to report diagnosis, prognosis, and health status of the electronic module to an external device via the communication interface.

6 . The electronic module of claim 1 , wherein the plurality of first FETs and the plurality of second FETs are made of silicon carbide (SiC) or gallium nitride (GaN).

7 . The electronic module of claim 1 , wherein each press-buffer has two or more legs and each leg of a press-buffer is connected to a FET.

8 . The electronic module of claim 7 , wherein each spring assembly is connected to two or more first FETs of the plurality of first FETs and two or more respective second FETs of the plurality of second FETs that are paired with the two or more first FETs.

9 . The electronic module of claim 1 , wherein the plurality of first FETs and the plurality of second FETs are fabricated on FET dies, wherein each FET die comprises at least one FET of the plurality of first FETs or the plurality of second FETs.

10 . The electronic module of claim 1 , wherein the electronic module comprises hybrid electrical connections, wherein the hybrid electrical connections comprise wire-bonding for the gate nodes of the plurality of FETs, sintering or soldering for the drain and source nodes of the plurality of FETs, and dry contacts for the plurliaty of spring assemblies.

11 . An electronic device, comprising:

a plurality of electronic modules;

a control circuit connected to the plurality of electronic modules; and

a frame providing mechanical support to and electrical connections between the plurality of electronic modules and the control circuit,

wherein each electronic module among the plurality of electronic modules comprises:

a plurality of first field effect transistors (FETs);

a plurality of second FETs, each second FET of the plurality of second FETs pairing with a respective first FET of the plurality of first FETs;

a controller, connected to gate nodes of the plurality of first FETs and the plurality of second FETs; and

a plurality of spring assemblies, disposed between the plurality of first FETs and the plurality of second FETs and pairing with the respective first FETs of the plurality of first FETs,

wherein each spring assembly of the plurality of spring assemblies comprises a disc spring that is clamped and at least one conductive path that connects both ends of the spring assembly, each spring assembly has two ends, wherein one end is connected to a press-buffer that contacts at least one first FET and the other end is connected to another press-buffer that contacts at least one second FET,

wherein drain nodes of the plurality of first FETs are connected to a first electrode plate, and drain nodes of the plurality of second FETs are connected to a second electrode plate; and

wherein each source node of the plurality of first FETs is connected to one end of a respective spring assembly, and each source node of the respective plurality of second FETs pairing with the plurality of first FETs is connected to the other end of the respective spring assembly.

12 . The electronic device of claim 11 , wherein each electronic module among the plurality of electronic modules further comprises:

one or more current sensors connected to the controller, each current sensor comprising a sensing element based on tunnel magnetoresistance (TMR) and a Rogowski coil,

wherein each of the one or more current sensors is disposed in a path enclosing a drain-source path of at least one FET.

13 . The electronic device of claim 11 , wherein each electronic module among the plurality of electronic modules further comprises:

one or more temperature sensors connected to the controller,

wherein each of the one or more temperature sensors is attached to a FET of the plurality of first FETs or the plurality of second FETs.

14 . The electronic device of claim 11 , wherein each electronic module among the plurality of electronic modules further comprises:

a communication interface, connected to the controller and configured to report diagnosis, prognosis, and health status of the electronic module to an external device via the communication interface.

15 . The electronic device of claim 11 , wherein the plurality of first FETs and the plurality of second FETs are made of silicon carbide (SiC) or gallium nitride (GaN).

16 . The electronic device of device 11 , wherein each press-buffer has two or more legs and each leg of a press-buffer is connected to a FET, and wherein each spring assembly is connected to two or more first FETs of the plurality of first FETs and two or more respective second FETs of the plurality of second FETs that are paired with the two or more first FETs.

17 . The electronic device of claim 11 , wherein each electronic module among the plurality of electronic modules comprises hybrid electrical connections, wherein the hybrid electrical connections comprise wire-bonding for the gate nodes of the plurality of FETs, sintering or soldering for the drain and source nodes of the plurality of FETs, and dry contacts for the plurality of spring assemblies.

18 . The electronic device of claim 10 , wherein the plurality of first FETs and the plurality of second FETs are fabricated on FET dies, wherein each FET die comprises at least one FET of the plurality of first FETs or the plurality of second FETs.

19 . The electronic device of claim 10 , wherein the plurality of electronic modules are arranged in an N+1 configuration.

20 . The electronic device of claim 10 , wherein each of the plurality of electronic modules is replaceable.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2023
From: THE BOARD OF REGENTS OF THE UNIVERSITY OF NEBRASKA
To: NUTECH VENTURES
Reel/Frame 064947/0268 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 11, 2023
From: WANG, JUN; MURAVLEVA, EKATERINA
To: BOARD OF REGENTS OF THE UNIVERSITY OF NEBRASKA
Reel/Frame 063292/0285 →
Continuity (2)
Provisional Application 63315195 · Mar 1, 2022
Related Publication 20230283278A1 · Sep 7, 2023
References Cited (14)
US 7005739B2 · Kaufmann · 2006 [cited by examiner]
US 9035447B2 · Dugal · 2015 [cited by examiner]
US 10770420B2 · Fujita · 2020 [cited by examiner]
US 10797586B2 · Drofenik et al. · 2020 [cited by applicant]
US 12449825B2 · Ogawa · 2025 [cited by examiner]
US 20130043579A1 · Dugal · 2013 [cited by examiner]
US 20240213106A1 · Simpson · 2024 [cited by examiner]
CN 113013147A · 2021 [cited by examiner]
DE 102022209559A1 · 2024 [cited by examiner]
EP 3057232A1 · 2015 [cited by applicant]
WO WO2024010901A1 · 2024 [cited by examiner]
Dugal et al. “IGBT Press-packs for the industrial market” [cited by applicant]
Simpson et al., “Press-pack IGBT Application Manual” [cited by applicant]
Papadopoulos, Georgios, “State-of-the-art DC Current Interruption Concept using SiC MOSFETs” [cited by applicant]