IP Library Granted Patent US 11,914,902
Granted Patent B1
US 11,914,902 · App. 18/176,384 · Granted Feb 27, 2024

Shared memory access in a distributed system

Inventors: John Hayes (Mountain View, CA); Volkmar Uhlig (Cupertino, CA); Richard A. Swetz (Los Altos, CA); Daniel P. Potts (Sydney, AU); Aaron Carroll (Mountain View, CA)
Assignee: GHOST AUTONOMY INC.
G06F3/0659G06F3/0604G06F3/0676G06F3/0677G06F3/0679
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,914,902
App. No.
18/176,384
Granted
Feb 27, 2024
Kind
B1
Abstract

Shared memory access in a distributed system, including: receiving a memory access request associated with a time value; determining, based on the time value, an entry in a translation lookaside buffer (TLB); and determining, based on the entry, whether to allow the memory access request.

Claims (26)

1. A method, comprising:

receiving, by a memory management unit (MMU), a memory access request associated with a time value;

determining, based on the time value, an entry in a translation lookaside buffer (TLB); and

determining, based on the entry, whether to allow the memory access request.

2. The method of claim 1 , wherein the MMU implements the TLB.

3. The method of claim 1 , wherein determining whether to allow the memory access request is further based on a virtual address in the entry.

4. The method of claim 1 , wherein determining whether to allow the memory access request is further based on an address space identifier in the entry.

5. The method of claim 1 , wherein the TLB comprises a plurality of entries indicating, for each node of a plurality of nodes, one or more memory access permissions.

6. The method of claim 5 , wherein the plurality of nodes comprise a plurality of nodes of a distributed automation computing system of an autonomous vehicle.

7. The method of claim 1 , wherein the time value is based on a clock signal synchronized between the plurality of nodes.

8. An apparatus configured to perform steps comprising:

receiving, by a memory management unit (MMU), a memory access request associated with a time value;

determining, based on the time value, an entry in a translation lookaside buffer (TLB); and

determining, based on the entry, whether to allow the memory access request.

9. The apparatus of claim 8 , wherein the MMU implements the TLB.

10. The apparatus of claim 8 , wherein determining whether to allow the memory access request is further based on a virtual address in the entry.

11. The apparatus of claim 8 , wherein determining whether to allow the memory access request is further based on an address space identifier in the entry.

12. The apparatus of claim 8 , wherein the TLB comprises a plurality of entries indicating, for each node of a plurality of nodes, one or more memory access permissions.

13. The apparatus of claim 12 , wherein the plurality of nodes comprise a plurality of nodes of a distributed automation computing system of an autonomous vehicle.

14. The apparatus of claim 8 , wherein the time value is based on a clock signal synchronized between the plurality of nodes.

15. A memory management unit (MMU) configured to perform steps comprising:

receiving a memory access request associated with a time value;

determining, based on the time value, an entry in a translation lookaside buffer (TLB), wherein the TLB comprises a plurality of entries indicating, for each node of a plurality of nodes, one or more memory access permissions; and

determining, based on the entry, whether to allow the memory access request.

16. The MMU of claim 15 , wherein determining whether to allow the memory access request is further based on a virtual address in the entry.

17. The MMU of claim 15 , wherein determining whether to allow the memory access request is further based on an address space identifier in the entry.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 18, 2024
From: GHOST AUTONOMY, INC.
To: APPLIED INTUITION, INC.
Reel/Frame 068982/0647 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 28, 2023
From: HAYES, JOHN; UHLIG, VOLKMAR; SWETZ, RICHARD A.; POTTS, DANIEL P.; CARROLL, AARON
To: GHOST AUTONOMY INC.
Reel/Frame 062833/0855 →
Continuity (3)
Continuation 17806848 · Jun 14, 2022
Continuation 17085090 · Oct 30, 2020
Provisional Application 62928384 · Oct 31, 2019