IP Library Granted Patent US 12,578,236
Granted Patent B2
US 12,578,236 · App. 18/182,058 · Granted Mar 17, 2026

Embedded mechanical stopper for thermal sensor device

Inventors: Federico Vercesi (Milan, IT); Silvia Nicoli (Briosco, IT); Cinzia De Marco (Gorgonzola, IT)
Assignee: STMicroelectronics International N.V.
G01K7/015G01J5/024H01L23/485H01L23/5226H10F39/011H10D86/201
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,578,236
App. No.
18/182,058
Granted
Mar 17, 2026
Kind
B2
Abstract

Disclosed herein are thermal sensor devices including TMOS devices with a mass suspended over a cavity by springs extending between a frame and the mass. The thermal sensor devices include stoppers that limit upward and/or downward movement of the springs and therefore the mass. These stoppers are formed from sidewalls supporting a top cap over the frame, springs, and mass. The stoppers are constructed by using various overlapping metal layers during fabrication. Details of forming the stoppers using these overlapping metal layers are contained here.

Claims (54)

1 . A method of forming a thermal sensing pixel, comprising:

providing a base substrate having a buried oxide layer thereon, with a silicon layer being on the buried oxide layer, whereby the buried oxide layer and silicon layer are selectively etchable to form a frame structure, spring structures, and a central structure;

forming an active layer within the silicon layer to include at least one integrated circuit therein, the at least one integrated circuit formed in a position overlying the central structure;

forming a first insulator layer on the active layer;

forming a first metal layer in the first insulator layer, with metallized portions of the first metal layer overlying the spring structures;

forming a second insulator layer on the first metal layer;

forming a second metal layer in second insulator layer, and with a central metallized portion of the second metal layer overlying the at least one integrated circuit and central structure;

forming a third insulator layer on the second metal layer;

forming a third metal layer in the third insulator layer;

performing an etch to remove the third insulator layer, portions of the second insulator layer except those underlying metallized portions of the third metal layer, and portions of the first insulator layer except those underlying metallized portions of the third metal layer and second metal layer, as well as portions of the silicon layer and buried oxide layer underlying metallized portions of the third metal layer, second metal layer, and first metal layer to thereby form the frame structure, spring structures, and central structure; and

removing the metallized portions of the third metal layer, second metal layer, and first metal layer to thereby form a frame defined by the frame structure, springs defined by the spring structures, and a mass defined by the central structure, with a first stopper being defined by exposed portions of a bottom surface of the second insulator layer.

2 . The method of claim 1 , wherein the second metal layer is also formed to include peripheral metallized portions overlying certain metallized portions of the first metal layer; wherein the metallized portions of the third metal layer overlay peripheral metallized portions of the second metal layer but not the metallized portions of the first metal layer; wherein metallized portions of the third metal layer overlay the peripheral metallized portions of the second metal layer; wherein the etch also fails to remove the peripheral metallized portions of the second metal layer; and wherein the first stopper constrains movement of the spring in a first direction.

3 . The method of claim 2 , wherein a thickness of the first stopper is defined by a distance between the second metal layer and the first metal layer.

4 . The method of claim 1 , wherein metallized portions of the third metal layer overlay the metallized portions of the first metal layer.

5 . The method of claim 4 , wherein a thickness of the first stopper is defined by a distance between the third metal layer and the first metal layer.

6 . The method of claim 1 , wherein the second metal layer is also formed to include peripheral metallized portions overlying certain metallized portions of the first metal layer; further comprising, prior to formation of the first metal layer,

forming first vias extending through the first insulator layer, silicon layer, and buried oxide layer to reach the base substrate;

wherein the metallized portions of the first metal layer are formed to overlay the first vias;

further comprising forming a second via through the second insulator layer to reach a top surface of a metallized portion of the first metal layer;

wherein removal of the metallized portions of the first metal layer also removes material forming the first vias;

wherein removal of the peripheral metallized portions of the second metal layer also removes material forming the second via;

wherein removal of the material forming the first vias and the second via defines a pillar extending upwardly from the first insulator layer, with a second stopper being defined by exposed portions of a bottom surface of the second insulator forming the pillar; and

wherein the second stopper constrains movement of the spring.

7 . The method of claim 6 , wherein the metallized portions of the third metal layer overlay at least one of the peripheral metallized portions of the second metal layer so that removal of the peripheral metallized portions of the second metal layer defines a third stopper formed by exposed portions of a bottom of the third insulator layer.

8 . The method of claim 7 ,

further comprising: forming a fourth insulator layer on the third metal layer; and forming a fourth metal layer on the fourth metal layer;

wherein the etch also removes the fourth insulator layer except portions thereof underlying metallized portions of the fourth metal layer; and

wherein the metallized portions of the fourth metal layer are also removed.

9 . The method of claim 1 , further comprising affixing a top cap over the third insulator layer after the removal of the metallized portions of the third metal layer, second metal layer, and first metal layer.

10 . The method of claim 1 , wherein the at least one integrated circuit comprises at least one thermally isolated MOS (TMOS) sensor.

11 . The method of claim 1 ,

further comprising: forming a fourth insulator layer on the third metal layer; and forming a fourth metal layer on the fourth metal layer;

wherein the etch also removes the fourth insulator layer except portions thereof underlying metallized portions of the fourth metal layer; and

wherein the metallized portions of the fourth metal layer are also removed.

12 . A method of forming a thermal sensing pixel, comprising:

providing a base substrate having a buried oxide layer thereon, with a silicon layer being on the buried oxide layer, whereby the buried oxide layer and silicon layer are selectively etchable to form a frame structure, spring structures, and a central structure;

forming an active layer within the silicon layer to include at least one integrated circuit therein, the at least one integrated circuit formed in a position overlying the central structure;

forming a first insulator layer on the active layer;

forming a first metal layer in the first insulator layer, with metallized portions of the first metal layer overlying the spring structures;

forming a second insulator layer on the first metal layer;

forming a second metal layer in second insulator layer, and with a central metallized portion of the second metal layer overlying the at least one integrated circuit and central structure;

performing an etch to remove portions of the second insulator layer except those underlying metallized portions of the first insulator layer except those underlying metallized portions of the second metal layer, as well as portions of the silicon layer and buried oxide layer underlying metallized portions of the second metal layer and first metal layer to thereby form the frame structure, spring structures, and central structure; and

removing the metallized portions of the second metal layer and first metal layer to thereby form a frame defined by the frame structure, springs defined by the spring structures, and a mass defined by the central structure, with a first stopper being defined by exposed portions of a bottom surface of the second insulator layer.

13 . The method of claim 12 , wherein the second metal layer is also formed to include peripheral metallized portions overlying certain metallized portions of the first metal layer; wherein the etch also fails to remove peripheral metallized portions of the second metal layer and wherein the first stopper constrains movement of the spring in a first direction.

14 . The method of claim 13 , wherein the second metal layer is also formed to include peripheral metallized portions overlying certain metallized portions of the first metal layer; further comprising, prior to formation of the first metal layer,

forming first vias extending through the first insulator layer, silicon layer, and buried oxide layer to reach the base substrate;

wherein the metallized portions of the first metal layer are formed to overlay the first vias;

further comprising forming a second via through the second insulator layer to reach a top surface of a metallized portion of the first metal layer;

wherein removal of the metallized portions of the first metal layer also removes material forming the first vias;

wherein removal of the peripheral metallized portions of the second metal layer also removes material forming the second via;

wherein removal of the material forming the first vias and the second via defines a pillar extending upwardly from the first insulator layer, with a second stopper being defined by exposed portions of a bottom surface of the second insulator layer forming the pillar; and

wherein the second stopper constrains movement of the spring in a second direction opposite to the first direction.

15 . The method of claim 12 , further comprising affixing a top cap over the second insulator layer after the removal of the metallized portions of the second metal layer and first metal layer.

16 . The method of claim 12 , wherein the at least one integrated circuit comprises at least one thermally isolated MOS (TMOS) sensor.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2024
From: STMICROELECTRONICS S.R.L.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 068434/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 10, 2023
From: VERCESI, FEDERICO; NICOLI, SILVIA; DE MARCO, CINZIA
To: STMICROELECTRONICS S.R.L.
Reel/Frame 062949/0768 →
Continuity (1)
Related Publication 20240302219A1 · Sep 12, 2024
References Cited (13)
US 7202101B2 · Gabriel et al. · 2007 [cited by applicant]
US 7531800B2 · Ohta et al. · 2009 [cited by applicant]
US 8941064B2 · Akin et al. · 2015 [cited by applicant]
US 11486782B2 · Heuck et al. · 2022 [cited by applicant]
US 20090101622A1 · Wang et al. · 2009 [cited by applicant]
US 20100295138A1 · Silverstre et al. · 2010 [cited by applicant]
JP 2007187495A · 2007 [cited by examiner]
English Abstract of JP 2007-187495 (Year: 2025). [cited by examiner]
Moisello, Elisabetta, et al.: “Thermal Sensors for Contactless Temperature Measurements, Occupancy Detection, and Automatic Operation of Appliances During the COVID-19 Pandemic: A Review,” Micromachines 2021, 12, 148, 1… [cited by applicant]
EP Search Report and Written Opinion for counterpart EP Appl. No. 24159086.8, report dated Jul. 30, 2024, 8 pgs. [cited by applicant]
Avraham, Moshe, et al.: “Wafer-Level Packaged CMOS-SOI-MEMS Thermal Sensor at Wide Pressure Range for IoT Applications,” Engineering Proceedings, 2020, 2, 30; doi:10.3390/ecsa-7-08191, 7 pgs. [cited by applicant]
Michalik, Piotr, et al.: “Experiments on MEMS Integration in 0.25 μm CMOS Process,” Sensors, 2018, 18, 2111; doi:10.3390/s18072111, 22 pgs. [cited by applicant]
Qu, Hongwei: “CMOS MEMS Fabrication Technologies and Devices,” Micromachines 2016, 7, 14; doi:10.3390/mi7010014, 21 pgs. [cited by applicant]