IP Library Granted Patent US 12,433,033
Granted Patent B2
US 12,433,033 · App. 18/184,629 · Granted Sep 30, 2025

ESD protection circuit and semiconductor device

Inventor: Kazuhiro Tsumura (Tokyo, JP)
Assignee: ABLIC Inc.
H10D89/611H10D89/814
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,433,033
App. No.
18/184,629
Granted
Sep 30, 2025
Kind
B2
Abstract

An ESD protection circuit is connected between a V DD terminal and a V SS terminal and is connected in parallel with an internal circuit which operates at an operating voltage and is damaged at a damage voltage or higher to protect the internal circuit from electrostatic discharge. The ESD protection circuit includes ESD protection elements connected in series. The ESD protection elements are transistors, diode elements, or a combination thereof. A sum of current-voltage characteristics of the ESD protection elements at a voltage higher than the operating voltage is higher than the operating voltage and lower than the damage voltage, until reaching a discharge current value or higher capable of protecting the internal circuit.

Claims (16)

1. An ESD protection circuit, which is connected between a first terminal and a second terminal and is connected in parallel with a protected circuit that operates at an operating voltage and is damaged at a damage voltage or higher to protect the protected circuit from electrostatic discharge, the ESD protection circuit comprising:

a plurality of ESD protection elements connected in series, wherein

the plurality of ESD protection elements are transistors, diode elements, or a combination thereof, and

a sum of current-voltage characteristics of the plurality of ESD protection elements at a voltage higher than the operating voltage is higher than the operating voltage and lower than the damage voltage, until reaching a discharge current value or higher capable of protecting the protected circuit.

2. The ESD protection circuit according to claim 1 , wherein a breakdown voltage of the sum of the current-voltage characteristics of the plurality of ESD protection elements is higher than the operating voltage.

3. The ESD protection circuit according to claim 1 , wherein

the plurality of ESD protection elements comprise the transistors, and

a holding voltage of the sum of the current-voltage characteristics of the plurality of ESD protection elements is higher than the operating voltage.

4. The ESD protection circuit according to claim 1 , wherein the transistors are MOS transistors or bipolar transistors.

5. The ESD protection circuit according to claim 4 , wherein the MOS transistors are N-channel MOS transistors or P-channel MOS transistors and have withstand voltages equal to or different from withstand voltages of other ESD protection elements.

6. The ESD protection circuit according to claim 5 , wherein the plurality of ESD protection elements comprise the N-channel MOS transistors and the P-channel MOS transistors.

7. The ESD protection circuit according to claim 4 , wherein the MOS transistors have DMOS structures.

8. The ESD protection circuit according to claim 1 , wherein the plurality of ESD protection elements comprise the transistors and the diode elements.

9. The ESD protection circuit according to claim 1 , wherein the diode elements have withstand voltages equal to or different from withstand voltages of other ESD protection elements.

10. The ESD protection circuit according to claim 1 , wherein a breakdown voltage of at least one ESD protection element among the plurality of ESD protection elements is different from breakdown voltages of other ESD protection elements.

11. A semiconductor device, wherein the ESD protection circuit according to claim 1 and a protected circuit to be protected by the ESD protection circuit from electrostatic discharge are connected in parallel.

Assignments (2)
CHANGE OF ADDRESS Recorded Jun 8, 2023
From: ABLIC INC.
To: ABLIC INC.
Reel/Frame 064021/0575 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 20, 2023
From: TSUMURA, KAZUHIRO
To: ABLIC INC.
Reel/Frame 063039/0516 →
Priority Claims (2)
JP 2022-043270 · Mar 18, 2022 · national
JP 2022-209355 · Dec 27, 2022 · national
Continuity (1)
Related Publication 20230299072A1 · Sep 21, 2023
References Cited (9)
US 7583485B1 · Luo · 2009 [cited by examiner]
US 20070090392A1 · Boselli · 2007 [cited by examiner]
US 20070096793A1 · Kato · 2007 [cited by examiner]
US 20130321968A1 · Simmonds · 2013 [cited by examiner]
US 20190206857A1 · Lin · 2019 [cited by examiner]
US 20200111778A1 · Lai · 2020 [cited by examiner]
US 20230207554A1 · Mueller · 2023 [cited by examiner]
JP 2003023084 · 2003 [cited by applicant]
JP 2011181848 · 2011 [cited by applicant]