IP Library Granted Patent US 12,652,861
Granted Patent B2
US 12,652,861 · App. 18/231,928 · Granted Jun 9, 2026

Protection against electrostatic discharges

Inventors: Johan Bourgeat (Saint Pierre d'Allevard, FR); Yohann Solaro (Grenoble, FR)
Assignee: STMicroelectronics France
H10D89/611H10D89/911H10D89/931H10F39/809
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,652,861
App. No.
18/231,928
Granted
Jun 9, 2026
Kind
B2
Abstract

An electronic device includes a doped semiconductor substrate of a first conductivity type. A first doped well of a second conductivity type opposite to the first conductivity type extends into the doped semiconductor substrate from a surface thereof. A second doped well of the first conductivity type is located in the first well. A third electrically-insulating well is located in the second well. A fourth doped well of the first conductivity type is located in the third well. First, second, and third doped regions of the first conductivity type are respectively located in the doped semiconductor substrate, the second doped well and the fourth doped well. The first, second, and third doped regions have doping levels greater than a doping level of the doped semiconductor substrate. A fourth doped region the second conductivity type is located in the fourth doped well adjacent the second doped region.

Claims (43)

1 . An electronic device, comprising:

a doped semiconductor substrate of a first conductivity type;

a first doped well of a second conductivity type opposite to the first conductivity type and extending into the doped semiconductor substrate from a surface of the doped semiconductor substrate;

a first doped region of the first conductivity type located in the doped semiconductor substrate, wherein the first doped region has a doping level greater than a doping level of the doped semiconductor substrate;

a second doped well of the first conductivity type located in the first doped well;

a second doped region of the first conductivity type located in the second doped well, wherein the second doped region has a doping level greater than the doping level of the doped semiconductor substrate;

a third electrically-insulating well located in the second doped well;

a fourth doped well of the first conductivity type located in the third electrically-insulating well and electrically isolated from the first and second doped wells; and

a third doped region of the first conductivity type located in the fourth doped well, wherein the third doped region has a doping level greater than the doping level of the doped semiconductor substrate;

wherein the first doped region and the second doped region each have, in top view, a ring shape surrounding the third doped region.

2 . The device according to claim 1 , wherein the first doped well has, in top view, a ring shape surrounding the second doped region.

3 . The device according to claim 1 , wherein the first doped region is configured to be connected to a first node of application of a reference potential, and the third doped region is configured to be connected to a second node of application of a power supply potential.

4 . The device according to claim 3 , wherein the reference potential is ground and wherein the power supply potential is greater than 10 V.

5 . The device according to claim 3 , wherein the second doped region is configured to be left at a floating potential.

6 . The device according to claim 1 , wherein the first doped well comprises vertical wells coating all sides of the second doped well and a horizontal well coating a bottom of the second doped well opposite to said surface of the doped semiconductor substrate.

7 . The device according to claim 1 , wherein the third electrically-insulating well comprises an oxide layer vertically interposed between the second doped well and the fourth doped well and at least one insulating trench laterally interposed between the second doped well and the fourth doped well.

8 . The device according to claim 1 , wherein the first conductivity type is P and the second conductivity type is N.

9 . The device according to claim 1 , further comprising a fourth doped region of the second conductivity type located in the fourth doped well, wherein the fourth doped region has a doping level greater than the doping level of the doped semiconductor substrate.

10 . The device according to claim 9 , wherein the doping level of the fourth doped is substantially equal to the doping level of each of the first, second and third doped regions.

11 . The device according to claim 9 , wherein the fourth doped region has, in top view, a ring shape surrounding the third doped region.

12 . The device according to claim 9 , wherein the fourth doped region is in contact with the third doped region.

13 . A device of protection against electrostatic discharges comprising at least one electronic device according to claim 1 .

14 . An image sensor, comprising:

a device according to claim 13 ; and

a plurality of pixels, wherein each pixel comprises at least one photosensitive diode.

15 . The sensor according to claim 14 , wherein the pixels are formed inside and on top of another semiconductor substrate located on top of and in contact with said surface.

16 . An electronic device, comprising:

a doped semiconductor substrate of a first conductivity type;

a first doped well of a second conductivity type opposite to the first conductivity type and extending into the doped semiconductor substrate from a surface of the doped semiconductor substrate;

a first doped region of the first conductivity type located in the doped semiconductor substrate, wherein the first doped region has a doping level greater than a doping level of the doped semiconductor substrate;

a second doped well of the first conductivity type located in the first doped well;

a second doped region of the first conductivity type located in the second doped well, wherein the second doped region has a doping level greater than the doping level of the doped semiconductor substrate;

a third electrically-insulating well located in the second doped well;

a fourth doped well of the first conductivity type located in the third electrically-insulating well and electrically isolated from the first and second doped wells;

a third doped region of the first conductivity type located in the fourth doped well, wherein the third doped region has a doping level greater than the doping level of the doped semiconductor substrate;

a first resistive element coupling the first doped region to the second doped region; and

a second resistive element coupling the second doped region to the third doped region.

17 . The device according to claim 16 , wherein the second resistive element has a resistance approximately twice greater than a resistance of the first resistive element.

18 . A device of protection against electrostatic discharges comprising at least one electronic device according to claim 16 .

19 . An image sensor, comprising:

a device according to claim 18 ; and

a plurality of pixels, wherein each pixel comprises at least one photosensitive diode.

20 . The sensor according to claim 19 , wherein the pixels are formed inside and on top of another semiconductor substrate located on top of and in contact with said surface.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE TYPO IN RECORDING INVENTOR NAME; SHOULD BE YOHANN SOLARO PREVIOUSLY RECORDED ON REEL 67607 FRAME 135. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jun 5, 2024
From: BOURGEAT, JOHAN; SOLARO, YOHANN
To: STMICROELECTRONICS FRANCE (FKA STMICROELECTRONICS SA)
Reel/Frame 067625/0403 →
CONFIRMATORY ASSIGNMENT Recorded Jun 3, 2024
From: BOURGEAT, JOHAN; SOLARO, YAHANN
To: STMICROELECTRONICS FRANCE (FKA STMICROELECTRONICS SA)
Reel/Frame 067607/0135 →
CHANGE OF NAME Recorded Feb 23, 2024
From: STMICROELECTRONICS SA
To: STMICROELECTRONICS FRANCE
Reel/Frame 066663/0136 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 9, 2023
From: BOURGEAT, JOHAN; SOLARO, YOHANN
To: STMICROELECTRONICS SA
Reel/Frame 064536/0124 →
Priority Claims (1)
FR 2208744 · Aug 31, 2022 · national
Continuity (1)
Related Publication 20240072037A1 · Feb 29, 2024
References Cited (19)
US 5739577A · Tuttle · 1998 [cited by examiner]
US 7589359B1 · Hwang · 2009 [cited by examiner]
US 10861847B2 · Bairo · 2020 [cited by applicant]
US 20080237783A1 · Williams · 2008 [cited by examiner]
US 20120044178A1 · Song · 2012 [cited by examiner]
US 20140376133A1 · Lin et al. · 2014 [cited by applicant]
US 20150061023A1 · Solaro · 2015 [cited by examiner]
US 20150077888A1 · Galy · 2015 [cited by examiner]
US 20170330899A1 · Yuan et al. · 2017 [cited by applicant]
US 20180062001A1 · Carobolante · 2018 [cited by examiner]
US 20180102358A1 · Galy · 2018 [cited by examiner]
US 20180182751A1 · Uchida et al. · 2018 [cited by applicant]
US 20180315702A1 · Kawashima et al. · 2018 [cited by applicant]
US 20190035945A1 · Li · 2019 [cited by examiner]
US 20190341380A1 · Bairo · 2019 [cited by examiner]
US 20200083212A1 · Zhao · 2020 [cited by examiner]
US 20200194421A1 · Jack · 2020 [cited by examiner]
US 20220270544A1 · Park · 2022 [cited by examiner]
INPI Search Report and Written Opinion for priority application, FR. Appl. 2208744, report datedMar. 28, 2023, 8 pgs. [cited by applicant]