IP Library Granted Patent US 12,288,741
Granted Patent B2
US 12,288,741 · App. 18/297,150 · Granted Apr 29, 2025

Multi-pitch ball grid array

Inventors: Granthana Kattehalli Rangaswamy (Acton, MA); Arvind Hanumantharayappa (Cupertino, CA); Srinivas Venkataraman (Santa Clara, CA)
Assignee: Juniper Networks, Inc.
H01L23/49816H01L24/03H01L24/11H01L24/73H05K1/113H05K3/3436H01L24/09H01L24/17H01L2924/15311H05K2201/10734
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,288,741
App. No.
18/297,150
Granted
Apr 29, 2025
Kind
B2
Abstract

A mixed pitch method of placing pads in a ball grid array (BGA) package having a BGA substrate and a plurality of connectors arranged in an array and connected via the pads to the BGA substrate. Selected pairs of the pads are placed on the BGA substrate at a distance defined by a first pitch P1. Ground pads are placed on the BGA substrate at a distance from the selected pairs of pads defined by a second pitch P2, wherein P2=M*P1 and M is greater than one. The selected pairs of the pads on the BGA substrate are also placed at a distance from other selected pairs of the pads defined by the second pitch P2.

Claims (42)

1. A system comprising:

a ball grid array (BGA) package;

an integrated circuit; and

a printed circuit board (PCB) comprising a plurality of layers and a first plurality of pads disposed on a top layer of the plurality of layers,

wherein the BGA package includes a BGA substrate and an array of BGA connectors, a second plurality of pads on the BGA substrate attached to the integrated circuit and a third plurality of BGA pads deposited as an array on a side of the BGA substrate opposite the pads attached to the integrated circuit and connected to the BGA connectors,

wherein the first plurality of pads are distributed on the top layer in a pattern matching the third plurality of pads on the BGA package,

wherein the BGA connectors include BGA signal connectors and BGA ground connectors,

wherein differential pairs of the BGA signal connectors are deposited on the BGA package,

wherein a first pad of a first differential pair is separated from a second pad of the first differential pair at a first center-on-center distance defined by a first pitch P1,

wherein each pair of the differential pairs is configured to transmit a signal as a voltage difference across a first pad and a second pad of the respective differential pair,

wherein BGA ground connectors are deposited on the BGA package at least a second center-on-center distance from adjacent differential pairs of BGA connectors defined by a second pitch P2,

wherein P2=M*P1 and M is greater than one, and

wherein the differential pairs of BGA signal connectors on the BGA package are separated from adjacent BGA ground connectors on the BGA package by a third center-on-center distance defined by the second pitch.

2. The system of claim 1 , wherein the BGA connectors further include VDD connectors in a section of the BGA substrate, wherein additional BGA ground connectors in the section on the BGA package are separated from adjacent VDD connectors on the BGA package by a third pitch P3, P3=N*P1, wherein 0<N<1.

3. The system of claim 1 ,

wherein portions of the array of BGA connectors on the BGA package are arranged as rows and columns of BGA connectors, with the differential pairs of BGA signal connectors deposited in adjacent rows in the same column,

wherein columns of the BGA connectors in the array of BGA connectors are separated as a function of the second pitch, wherein rows of the BGA connectors that do include a signal connector that is one of the differential pairs of signal connectors are separated as a function of the first pitch and wherein rows of the BGA connectors that do not include a BGA signal connector that is one of the differential pairs of signal connectors are separated as a function of the second pitch.

4. The system of claim 1 , wherein the array of connectors includes solder balls.

5. The system of claim 1 , wherein the first pitch is 1.0 mm and the second pitch is 1.25 mm.

6. The system of claim 1 , wherein each differential pair of the differential pairs of signal pads is separated from an adjacent differential pair of signal pads by a single row of ground pads or a single column of ground pads.

7. The system of claim 1 ,

wherein the first plurality of pads includes ground pads and differential pairs of signal pads on the PCB, and

wherein the PCB further comprises antipads in areas of the PCB where spaces were created by separating the differential pairs of signal pads from adjacent ground pads by the second pitch that are larger than antipads in other areas of the PCB.

8. The system of claim 7 , wherein the signal pads are coupled to the antipads.

9. A system comprising:

a ball grid array (BGA) package;

an integrated circuit; and

a printed circuit board (PCB) comprising a plurality of layers and a first plurality of pads disposed on a top layer of the plurality of layers,

wherein the BGA package includes a BGA substrate and an array of BGA connectors, a second plurality of pads on the BGA substrate attached to the integrated circuit and a third plurality of BGA pads deposited as an array on a side of the BGA substrate opposite the pads attached to the integrated circuit and connected to the BGA connectors,

wherein the first plurality of pads are distributed on the top layer in a pattern matching the third plurality of pads on the BGA package,

wherein the BGA connectors include BGA signal connectors and BGA ground connectors,

wherein differential pairs of the BGA signal connectors are deposited on the BGA package,

wherein a first pad of a first differential pair is separated from a second pad of the first differential pair at a first center-on-center distance defined by a first pitch P1,

wherein each pair of the differential pairs is configured to transmit a signal as a voltage difference across a first pad and a second pad of the respective differential pair,

wherein BGA ground connectors are deposited on the BGA package at least a second center-on-center distance from adjacent differential pairs of BGA connectors defined by a second pitch P2,

wherein P2=M*P1 and M is greater than one,

wherein the differential pairs of BGA signal connectors on the BGA package are separated from adjacent BGA ground connectors on the BGA package by a third center-on-center distance defined by the second pitch,

wherein the first plurality of pads of the PCB includes differential pairs of signal pads and ground pads,

wherein each pad of the differential pairs of signal pads of the first plurality of pads of the PCB and each pad of the ground pads of the first plurality of pads of the PCB is configured to receive one of the BGA connectors,

wherein a first pad of a first differential pair of signal pads on the top layer of the PCB is separated from a second pad of the first differential pair by a first center-on-center distance defined by the first pitch P1,

wherein ground pads of the PCB are separated by a second center-on-center distance defined by the second pitch P2 from adjacent differential pairs of signal pads of the PCB, and

wherein the differential pairs of signal pads of the PCB are separated from adjacent ground pads of the PCB by a third center-on-center distance defined by the second pitch.

Assignments (1)
NUNC PRO TUNC ASSIGNMENT Recorded May 6, 2026
From: JUNIPER NETWORKS, INC.
To: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Reel/Frame 075513/0034 →
Continuity (3)
Division 17089414 · Nov 4, 2020
Division 16146993 · Sep 28, 2018
Related Publication 20230245964A1 · Aug 3, 2023
References Cited (48)
US 5796170A · Marcantonio · 1998 [cited by applicant]
US 6198635B1 · Shenoy et al. · 2001 [cited by applicant]
US 6417463B1 · Cornelius et al. · 2002 [cited by applicant]
US 6538899B1 · Krishnamurthi et al. · 2003 [cited by applicant]
US 6641411B1 · Stoddard et al. · 2003 [cited by applicant]
US 6828666B1 · Herrell et al. · 2004 [cited by applicant]
US 7935896B2 · Morlion et al. · 2011 [cited by applicant]
US 9425149B1 · Jiang et al. · 2016 [cited by applicant]
US 10249596B1 · Kugel et al. · 2019 [cited by applicant]
US 10410984B1 · Zu · 2019 [cited by examiner]
US 10840173B2 · Rangaswamy et al. · 2020 [cited by applicant]
US 20020172026A1 · Chong et al. · 2002 [cited by applicant]
US 20030171010A1 · Winings et al. · 2003 [cited by applicant]
US 20030183419A1 · Miller et al. · 2003 [cited by applicant]
US 20060043572A1 · Sugimoto et al. · 2006 [cited by applicant]
US 20060055022A1 · Nelson et al. · 2006 [cited by applicant]
US 20060055049A1 · Nelson et al. · 2006 [cited by applicant]
US 20060231952A1 · Kim · 2006 [cited by examiner]
US 20070018303A1 · Lee · 2007 [cited by applicant]
US 20070035014A1 · Fung · 2007 [cited by applicant]
US 20070190825A1 · Shuey et al. · 2007 [cited by applicant]
US 20090001573A1 · Jirawongsapiwat · 2009 [cited by examiner]
US 20090014206A1 · Motohashi et al. · 2009 [cited by applicant]
US 20110001231A1 · Lovskog · 2011 [cited by applicant]
US 20110062593A1 · Abe et al. · 2011 [cited by applicant]
US 20110155434A1 · Reynov et al. · 2011 [cited by applicant]
US 20110168433A1 · Kusaka · 2011 [cited by examiner]
US 20110192640A1 · Liu · 2011 [cited by applicant]
US 20130215588A1 · Kawai · 2013 [cited by applicant]
US 20140104935A1 · Ware · 2014 [cited by applicant]
US 20140367854A1 · Zhao · 2014 [cited by applicant]
US 20150255434A1 · Yazdani · 2015 [cited by applicant]
US 20150279431A1 · Li · 2015 [cited by applicant]
US 20160358866A1 · Zu et al. · 2016 [cited by applicant]
US 20180184524A1 · Xiong · 2018 [cited by applicant]
US 20190115292A1 · Morrison et al. · 2019 [cited by applicant]
US 20210057319A1 · Rangaswamy et al. · 2021 [cited by applicant]
CN 108431951A · 2018 [cited by examiner]
“Solder Ball,” Wikipedia, the free encyclopedia, retrieved from https://en.wikipedia.org/wiki/Solder_ball, retrieved May 22, 2016, 2 pp. [cited by applicant]
Bagen et al., “Advanced Organic Substrate Technologies to Enable Electronics Miniaturization,” Endicott Interconnect Technologies, Inc., Feb. 13, 2013, 35 pp. [cited by applicant]
First Office Action and Search Report from counterpart Chinese Application No. 201910563580.8 dated Mar. 1, 2023, 10 pp. [cited by applicant]
Guenin, “When Moore is Less: Exploring the 3rd Dimension in IC Packaging,” www.electronics-cooling.com, Feb. 1, 2009, 5 pp. [cited by applicant]
Happich, “Developing and Strengthening 3D IC Manufacture in Europe,” Electronics EETimes, Mar. 1, 2013, 21 pp. [cited by applicant]
Johnson, “3D Memory Chips May Beat 3D Hybrid Memory Cube,” EE Times, Sep. 30, 2015, 3 pp. [cited by applicant]
Maxfield, “2D vs. 2.5D vs. 3D ICs 101,” EE Times, Apr. 8, 2014, 7 pp. [cited by applicant]
Prosecution History from U.S. Appl. No. 17/089,414 dated Sep. 28, 2022 through Jan. 10, 2023, 21 pp. [cited by applicant]
Prosecution History from U.S. Appl. No. 16/146,993 dated Jan. 15, 2020 through Jul. 17, 2020, 27 pp. [cited by applicant]
Ruhmer, “Lithography Challenges for 2.5D Interposer Manufacturing,” 3D InCites, Sep. 4, 2014, 4 pp. [cited by applicant]