IP Library Granted Patent US 12,566,949
Granted Patent B2
US 12,566,949 · App. 18/303,941 · Granted Mar 3, 2026

Ternary neural network accelerator device and method of operating the same

Inventors: Yeongkyo Seo (Bucheon-si, KR); Dae Woong Kwon (Seoul, KR)
Assignee: Inha University Research and Business Foundation
G06N3/065
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,566,949
App. No.
18/303,941
Filed
Apr 20, 2023
Granted
Mar 3, 2026
Kind
B2
Examiner
VY, HUNG T
Art Unit
2163
USPC
706/33
Abstract

According to one aspect of the present invention, a ternary neural network accelerator device includes a first semiconductor device comprising a first source terminal, a first drain terminal, and a first gate terminal, a second semiconductor device comprising a second source terminal, a second drain terminal, and a second gate terminal, a first searching line connected to the first drain terminal, a second searching line connected to the second drain terminal, and a matching line commonly connected to the first source terminal and the second source terminal, wherein ternary weight and ternary input are each set by either of a first operation and a second operation and nine computation results are output through the matching line according to conditions of the ternary weight and ternary input.

Claims (20)

1 . A ternary neural network accelerator device, comprising:

a first semiconductor device comprising a first source terminal, a first drain terminal, and a first gate terminal;

a second semiconductor device comprising a second source terminal, a second drain terminal, and a second gate terminal;

a first searching line connected to the first drain terminal;

a second searching line connected to the second drain terminal;

and a matching line commonly connected to the first source terminal and the second source terminal,

wherein ternary weight and ternary input are each set by either of a first operation in which a first threshold voltage of the first semiconductor device and a second threshold voltage of the second semiconductor device is changed to one of three states obtained by combining a relatively low threshold voltage and a relatively high threshold voltage and a second operation in which voltages to be applied to the first searching line and the second searching line are set to one of three combinations of a ground voltage, an operating voltage, and an intermediate operating voltage, and

nine computation results are output through the matching line according to conditions of the ternary weight and the ternary input.

2 . The ternary neural network accelerator device of claim 1 , wherein in the first operation, the three states comprises a first state in which both the first threshold voltage and the second threshold voltage are high threshold voltages; a second state in which the first threshold voltage is a high threshold voltage and the second threshold voltage is a low threshold voltage; and a third state in which the first threshold voltage is a low threshold voltage and the second threshold voltage is a high threshold voltage.

3 . The ternary neural network accelerator device of claim 1 , wherein in the second operation, the three combinations comprises a first combination by which the intermediate operating voltage is applied to both the first searching line and the second searching line; a second combination by which the ground voltage is applied to the first searching line and the operating voltage is applied to the second searching line; and a third combination by which the operating voltage is applied to the first searching line and the ground voltage is applied to the second searching line.

4 . The ternary neural network accelerator device of claim 1 , wherein the ternary weight is set by the first operation and the ternary input is set by the second operation.

5 . The ternary neural network accelerator device of claim 1 , wherein the ternary weight is set by the second operation and the ternary input is set by the first operation.

6 . The ternary neural network accelerator device of claim 1 , wherein the matching line is precharged to the intermediate operating voltage.

7 . The ternary neural network accelerator device of claim 1 , wherein the first semiconductor device and the second semiconductor device are ferroelectric field effect transistors (FeFET).

8 . The ternary neural network accelerator device of claim 7 , wherein in the first operation, the high threshold voltage is a threshold voltage in a programmed state of the FeFET and the low threshold voltage is a threshold voltage in an erase state of the FeFET.

9 . The ternary neural network accelerator device of claim 1 , wherein the first semiconductor device and the second semiconductor device are flash memory devices.

10 . A method of operating a ternary neural network accelerator device which comprises a first semiconductor device comprising a first source terminal, a first drain terminal, and a first gate terminal; a second semiconductor device comprising a second source terminal, a second drain terminal, and a second gate terminal; a first searching line connected to the first drain terminal; a second searching line connected to the second drain terminal; and a matching line commonly connected to the first source terminal and the second source terminal, the method comprising:

setting conditions of ternary weight and ternary input in the ternary neural network accelerator device; and

performing a ternary operation of outputting nine computation results through the matching line according to the conditions of the ternary weight and ternary input,

wherein the ternary weight and the ternary input are each set by either of a first operation in which a first threshold voltage of the first semiconductor device and a second threshold voltage of the second semiconductor device is changed to one of three states obtained by combining a relatively low threshold voltage and a relatively high threshold voltage and a second operation in which voltages to be applied to the first searching line and the second searching line are set to one of three combinations of a ground voltage, an operating voltage, and an intermediate operating voltage.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 20, 2023
From: SEO, YEONGKYO; KWON, DAE WOONG
To: INHA UNIVERSITY RESEARCH AND BUSINESS FOUNDATION
Reel/Frame 063390/0136 →
Priority Claims (1)
KR 10-2022-0094203 · Jul 28, 2022 · national
Continuity (1)
Related Publication 20240037381A1 · Feb 1, 2024
References Cited (15)
US 11126402B2 · Li · 2021 [cited by applicant]
US 11281429B2 · Jain et al. · 2022 [cited by applicant]
US 11289171B1 · Tran et al. · 2022 [cited by applicant]
US 20200311523A1 · Hoang · 2020 [cited by examiner]
US 20210110244A1 · Hoang · 2021 [cited by examiner]
US 20220076737A1 · Cosemans · 2022 [cited by examiner]
US 20220109444A1 · Kang et al. · 2022 [cited by applicant]
US 20220293049A1 · Godo · 2022 [cited by examiner]
KR 101928223B1 · 2018 [cited by applicant]
KR 102348169B1 · 2022 [cited by applicant]
KR 1020220044642A · 2022 [cited by applicant]
Ashok Srivastava, Ternary input signal to binary bit output conversion CMOS integrated circuit design using neuron MOSFETs, Microsystem Technologies (2022) 28:101-108, Apr. 26, 2019, https://doi.org/10.1007/s00542-019-0… [cited by applicant]
Issues related to Samsung Electronics Co., Ltd.'s ternary semiconductor development (Jul. 26, 2019), https://m.blog.naver.com/kralla/221595794281. [cited by applicant]
Seongjae Heo et al., High-Speed Ternary CMOS Inverter by Monolithic Integration of NbO2 Threshold Switch with MOSFET, 2021 IEEE International Electron Devices Meeting (IEDM), pp. 681-684. [cited by applicant]
Subhendu Kumar Sahoo et al., High-Performance Ternary Adder Using CNTFET, IEEE Transactions on Nanotechnology, vol. 16, No. 3, May 2017, pp. 368-374. [cited by applicant]