IP Library Granted Patent US 12,587,083
Granted Patent B2
US 12,587,083 · App. 18/334,708 · Granted Mar 24, 2026

Internal ramp compensation for constant on-time buck converter

Inventors: Niccolo′ Brambilla (San Donato Milanese, IT); Stefano Corona (Borgarello, IT); Sandro Rossi (Pavia, IT); Valeria Bottarel (Novara, IT); Fulvio Ottavio Lissoni (Cusago, IT)
Assignee: STMICROELECTRONICS INTERNATIONAL N.V.
H02M1/0025H02M3/158
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,587,083
App. No.
18/334,708
Granted
Mar 24, 2026
Kind
B2
Abstract

An integrated circuit device includes: one or more switches of a Buck converter; and a control circuit for the Buck converter including: a comparator configured to generate a comparator output signal by comparing a feedback voltage of the Buck converter with a compensation ramp voltage; a pulse generator configured to generate, in response to a rising edge in the comparator output signal, a pulse signal for controlling the Buck converter; a transconductance amplifier configured to generate, at an output terminal of the transconductance amplifier, a current proportional to a difference between a reference voltage and the feedback voltage; a capacitor coupled between the output terminal of the transconductance amplifier and a reference voltage node; and a ramp signal generator configured to generate the compensation ramp voltage by adding a voltage at the output terminal of the transconductance amplifier and a ramp voltage generated by the ramp signal generator.

Claims (91)

1 . A switched-mode power supply (SMPS) comprising:

a Buck converter; and

a control circuit for the Buck converter, comprising:

a comparator configured to compare a feedback voltage of the Buck converter with a compensation ramp voltage, wherein a non-inverting input terminal of the comparator is configured to be coupled to the compensation ramp voltage, and an inverting input terminal of the comparator is configured to be coupled to the feedback voltage;

a pulse generator coupled to an output terminal of the comparator and configured to generate a pulse signal in response to a rising edge in an output signal of the comparator;

a logic circuit coupled to an output terminal of the pulse generator and configured to generate, based on the pulse signal, a switching control signal that controls switching of the Buck converter;

a transconductance amplifier, wherein a first input terminal of the transconductance amplifier is configured to receive the feedback voltage, and a second input terminal of the transconductance amplifier is configured to receive a reference voltage;

a first capacitor coupled between an output terminal of the transconductance amplifier and a reference voltage node; and

a ramp signal generator configured to generate the compensation ramp voltage by adding a first voltage at the output terminal of the transconductance amplifier and a ramp voltage generated by a ramp circuit of the ramp signal generator, wherein the ramp voltage is a non-linear voltage signal, wherein in a switching period of the Buck converter, a gradient of the non-linear voltage signal decreases continuously from a beginning of the non-linear voltage signal to an end of the non-linear voltage signal.

2 . The SMPS of claim 1 , further comprising an edge detector coupled between the logic circuit and the ramp signal generator, wherein the edge detector is configured to generate a control signal for the ramp signal generator by detecting a rising edge in the switching control signal.

3 . The SMPS of claim 1 , wherein at a time instant t x within the switching period of the Buck converter, the non-linear voltage signal has a gradient S x , wherein a product between t x and S x remains a same over a plurality of time instants within a duration of the non-linear voltage signal.

4 . The SMPS of claim 1 , wherein pulses in the pulse signal have a fixed pulse width.

5 . The SMPS of claim 1 , wherein at a time instant t x within the switching period, a corresponding gradient of the non-linear voltage signal at the time instant t x is equal to or larger than a gradient S x , where

S

x

=

K

×

Δ

V

o

u

t

t

x

,

ΔV out is the Buck converter's output voltage ripple, and K is a constant value.

6 . The SMPS of claim 1 , wherein the switching control signal comprises a high-side switching signal and a low-side switching signal for controlling switching of a high-side switch of the Buck converter and a low-side switch of the Buck converter, respectively.

7 . The SMPS of claim 1 , wherein the ramp signal generator comprises:

a current source configured to provide a supply current;

an operational amplifier, wherein a non-inverting input terminal of the operational amplifier is coupled to the output terminal of the transconductance amplifier, and an inverting input terminal of the operational amplifier is coupled to an output terminal of the operational amplifier;

the ramp circuit coupled between an output terminal of the current source and the output terminal of the operational amplifier, wherein a voltage at the output terminal of the current source is the compensation ramp voltage; and

a switch coupled in parallel with the ramp circuit, wherein the switch is configured to be closed for a period of time at a beginning of the switching period of the Buck converter.

8 . The SMPS of claim 7 , wherein the supply current has a constant current value, wherein the ramp circuit comprises:

a resistor coupled between the output terminal of the current source and the output terminal of the operational amplifier; and

a second capacitor coupled in parallel with the resistor.

9 . The SMPS of claim 7 , wherein the supply current has a current value that decreases linearly over time, wherein the ramp circuit comprises a capacitor coupled between the output terminal of the current source and the output terminal of the operational amplifier.

10 . The SMPS of claim 7 , wherein the supply current has a current value that decreases over time, and a time plot of the current value of the supply current has a hyperbola shape, wherein the ramp circuit comprises a capacitor coupled between the output terminal of the current source and the output terminal of the operational amplifier.

11 . An integrated circuit (IC) device comprising:

one or more switches of a Buck converter; and

a control circuit for the Buck converter, comprising:

a comparator configured to generate a comparator output signal by comparing a feedback voltage of the Buck converter with a compensation ramp voltage, wherein an inverting input terminal of the comparator is configured to be coupled to the feedback voltage, and a non-inverting input terminal of the comparator is configured to be coupled to the compensation ramp voltage;

a pulse generator configured to generate a pulse signal in response to a rising edge in the comparator output signal, wherein the Buck converter is configured to be controlled by a switching control signal derived from the pulse signal;

a transconductance amplifier configured to generate, at an output terminal of the transconductance amplifier, a current proportional to a difference between a reference voltage and the feedback voltage;

a first capacitor coupled between the output terminal of the transconductance amplifier and a reference voltage node; and

a ramp signal generator configured to generate the compensation ramp voltage by adding a first voltage at the output terminal of the transconductance amplifier and a ramp voltage generated by a ramp circuit of the ramp signal generator, wherein the ramp voltage is a non-linear voltage signal, wherein in a switching period of the Buck converter, a gradient of the non-linear voltage signal decreases continuously from a start of the switching period to an end of the switching period.

12 . The IC device of claim 11 , wherein the pulse signal has a fixed pulse width.

13 . The IC device of claim 11 , wherein at a time instant t x within the switching period, a corresponding gradient of the non-linear voltage signal at the time instant t x is equal to or larger than a gradient S x , where

S

x

=

K

×

Δ

V

o

u

t

t

x

,

ΔV out is the Buck converter's output voltage ripple, and K is a constant value.

14 . The IC device of claim 13 , wherein the pulse generator is coupled to a pin of the IC device, wherein the pin is configured to be coupled to a resistor having a resistance

R

=

K

RON

×

V

OUT

f

SM

,

where V OUT is a target output voltage of the Buck converter, f SW is a target switching frequency of the Buck converter, and K RON is a constant.

15 . A method of operating a Buck converter, the method comprising:

dividing an output voltage of the Buck converter to generate a feedback voltage;

sending the feedback voltage to an inverting input terminal of a comparator;

sending the feedback voltage and a reference voltage to a first input terminal of a transconductance amplifier and a second input terminal of the transconductance amplifier, respectively;

generating a compensation ramp voltage using a ramp signal generator, comprising:

generating a ramp voltage using a ramp circuit of the ramp signal generator, wherein the ramp voltage is generated to be a non-linear voltage signal, wherein in a switching period of the Buck converter, a gradient of the non-linear voltage signal decreases continuously from a start of the switching period to an end of the switching period; and

adding the ramp voltage to a first voltage at an output terminal of the transconductance amplifier;

sending the compensation ramp voltage to a non-inverting input terminal of the comparator;

generating, using a pulse generator, a pulse signal comprising pulses that correspond to rising edges in an output signal of the comparator; and

switching the Buck converter using a switching control signal derived from the pulse signal.

16 . The method of claim 15 , wherein the pulse signal is generated to have a fixed pulse width.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2024
From: STMICROELECTRONICS S.R.L.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 068434/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 14, 2023
From: BRAMBILLA, NICCOLO'; CORONA, STEFANO; ROSSI, SANDRO; BOTTAREL, VALERIA; LISSONI, FULVIO OTTAVIO
To: STMICROELECTRONICS S.R.L.
Reel/Frame 063949/0196 →
Continuity (1)
Related Publication 20240421708A1 · Dec 19, 2024
References Cited (21)
US 9184659B2 · Song · 2015 [cited by examiner]
US 9647552B2 · Li · 2017 [cited by examiner]
US 10333403B2 · Huang et al. · 2019 [cited by applicant]
US 10340797B2 · Nogawa · 2019 [cited by examiner]
US 10594209B2 · Chen · 2020 [cited by examiner]
US 11095221B1 · Hsu · 2021 [cited by applicant]
US 20020125872A1 · Groom · 2002 [cited by examiner]
US 20100033153A1 · Xing · 2010 [cited by examiner]
US 20120081094A1 · Luo et al. · 2012 [cited by applicant]
US 20150069982A1 · Ouyang · 2015 [cited by examiner]
US 20160126852A1 · Freeman et al. · 2016 [cited by applicant]
US 20170229965A1 · Parto · 2017 [cited by applicant]
US 20170288537A1 · Jing · 2017 [cited by examiner]
US 20180004240A1 · Gritti · 2018 [cited by examiner]
US 20220385177A1 · Delepaut et al. · 2022 [cited by applicant]
US 20230031749A1 · Chakraborty · 2023 [cited by examiner]
US 20230421062A1 · Yu · 2023 [cited by examiner]
US 20240258915A1 · Tennant · 2024 [cited by examiner]
US 20240339929A1 · Li · 2024 [cited by examiner]
CN 114785123A · 2022 [cited by applicant]
Yan et al., “Modeling and Design Optimization of Capacitor Current Ramp Compensated Constant On-time V2 Control,” IEEE Transactions on Power Electronics, DOI:10.1109/TPEL.2017.2766259, Oct. 2017, 24 pages. [cited by applicant]