IP Library Granted Patent US 12,495,705
Granted Patent B2
US 12,495,705 · App. 18/340,041 · Granted Dec 9, 2025

Display device and manufacturing method of display device

Inventors: Daisuke Kato (Tokyo, JP); Hiraaki Kokame (Tokyo, JP); Noriyuki Hirata (Tokyo, JP)
Assignee: MAGNOLIA WHITE CORPORATION
H10K59/8731H10K59/1201
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,495,705
App. No.
18/340,041
Granted
Dec 9, 2025
Kind
B2
Abstract

According to one embodiment, a manufacturing method of a display device includes preparing a processing substrate by forming a lower electrode, forming a rib, and forming a partition, forming an organic layer on the lower electrode, forming an upper electrode on the organic layer, forming a cap layer on the upper electrode, forming a sealing layer on the cap layer, forming a patterned resist on the sealing layer, and removing the sealing layer exposed from the resist by dry etching. The sealing layer includes a first high-density layer and a low-density layer. When dry etching is applied to the sealing layer, an etching rate of the low-density layer is greater than an etching rate of the first high-density layer.

Claims (74)

1 . A manufacturing method of a display device, comprising:

preparing a processing substrate by forming a lower electrode above a substrate, forming a rib comprising an aperture overlapping the lower electrode, and forming a partition including a lower portion located on the rib and an upper portion located on the lower portion and protruding from a side surface of the lower portion;

forming an organic layer on the lower electrode in the aperture;

forming an upper electrode on the organic layer;

forming a cap layer on the upper electrode;

forming a sealing layer on the cap layer;

forming a patterned resist on the sealing layer; and

removing the sealing layer exposed from the resist by dry etching, wherein

the sealing layer includes:

a first high-density layer formed of an inorganic insulating material; and

a low-density layer which is stacked on the first high-density layer, has a density lower than the first high-density layer, and is formed of an inorganic insulating material, and

when dry etching is applied to the sealing layer, an etching rate of the low-density layer is greater than an etching rate of the first high-density layer.

2 . The manufacturing method of claim 1 , wherein

the forming the sealing layer includes:

forming the first high-density layer immediately above the lower electrode and immediately above the partition; and

forming the low-density layer which covers the first high-density layer and is in contact with the lower portion of the partition.

3 . The manufacturing method of claim 1 , wherein

the forming the sealing layer includes:

forming the low-density layer which covers the cap layer and is in contact with the lower portion of the partition; and

forming the first high-density layer which covers the low-density layer.

4 . The manufacturing method of claim 1 , wherein

the low-density layer and the first high-density layer are formed of silicon nitride.

5 . The manufacturing method of claim 1 , wherein

the sealing layer further includes a second high-density layer having a density higher than the low-density layer and formed of an inorganic insulating material, and

the forming the sealing layer includes:

forming the first high-density layer immediately above the lower electrode and immediately above the partition;

forming the low density-layer which covers the first high-density layer and is in contact with the lower portion of the partition; and

forming a second high-density layer which covers the low-density layer.

6 . The manufacturing method of claim 5 , wherein

the low-density layer, the first high-density layer and the second high-density layer are formed of silicon nitride.

7 . The manufacturing method of claim 1 , further comprising:

after removing the sealing layer,

removing the cap layer exposed from the sealing layer;

removing the upper electrode exposed from the cap layer; and

removing the organic layer exposed from the upper electrode.

8 . A display device comprising:

a substrate;

a lower electrode provided above the substrate;

a rib formed of an inorganic insulating material and comprising an aperture overlapping the lower electrode;

a partition comprising a lower portion provided on the rib and formed of a conductive material, and an upper portion provided on the lower portion and protruding from a side surface of the lower portion;

an organic layer provided on the lower electrode in the aperture;

an upper electrode which is provided on the organic layer and is in contact with the lower portion of the partition;

a cap layer provided on the upper electrode; and

a sealing layer which covers the cap layer and is in contact with the lower portion of the partition, wherein

the sealing layer includes:

a first high-density layer formed of an inorganic insulating material; and

a low-density layer which is stacked on the first high-density layer, has a density lower than the first high-density layer, and is formed of an inorganic insulating material.

9 . The display device of claim 8 , wherein

the upper portion of the partition is partly exposed from the organic layer, the upper electrode, the cap layer and the sealing layer formed immediately above the partition, and

the organic layer, the upper electrode, the cap layer and the sealing layer formed immediately above the partition are spaced apart from the organic layer, the upper electrode, the cap layer and the sealing layer formed immediately above the lower electrode.

10 . The display device of claim 8 , wherein

in the sealing layer,

the first high-density layer is formed immediately above the lower electrode and immediately above the partition, and

the low-density layer covers the first high-density layer and is in contact with the lower portion of the partition.

11 . The display device of claim 8 , wherein

in the sealing layer,

the low-density layer covers the cap layer and is in contact with the lower portion of the partition, and

the first high-density layer covers the low-density layer.

12 . The display device of claim 8 , wherein

the low-density layer and the first high-density layer are formed of silicon nitride.

13 . The display device of claim 8 , wherein

the sealing layer further includes a second high-density layer having a density higher than the low-density layer and formed of an inorganic insulating material, and

in the sealing layer,

the first high-density layer is formed immediately above the lower electrode and immediately above the partition,

the low-density layer covers the first high-density layer and is in contact with the lower portion of the partition, and

the second high-density layer covers the low-density layer.

14 . The display device of claim 13 , wherein

the low-density layer, the first high-density layer and the second high-density layer are formed of silicon nitride.

15 . The display device of claim 13 , wherein

a thickness of the low-density layer is greater than a thickness of the first high-density layer, and is greater than a thickness of the second high-density layer.

16 . The display device of claim 15 , wherein

the thickness of the low-density layer is greater than or equal to 0.6 times a thickness of the lower portion of the partition but less than or equal to 0.8 times the thickness of the lower portion of the partition.

17 . The display device of claim 16 , wherein

a sum of the thickness of the first high-density layer and the thickness of the second high-density layer is greater than or equal to 800 nm but less than or equal to 1000 nm.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 071751/0446 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2023
From: KATO, DAISUKE; KOKAME, HIRAAKI; HIRATA, NORIYUKI
To: JAPAN DISPLAY INC.
Reel/Frame 064037/0760 →
Priority Claims (1)
JP 2022-103681 · Jun 28, 2022 · national
Continuity (1)
Related Publication 20230422583A1 · Dec 28, 2023
References Cited (19)
US 20020140041A1 · Endoh · 2002 [cited by applicant]
US 20040160170A1 · Sato et al. · 2004 [cited by applicant]
US 20090009069A1 · Takata · 2009 [cited by applicant]
US 20090309486A1 · Imai et al. · 2009 [cited by applicant]
US 20170244066A1 · Kamiya et al. · 2017 [cited by applicant]
US 20190363275A1 · Ochi et al. · 2019 [cited by applicant]
US 20220077251A1 · Choung et al. · 2022 [cited by applicant]
US 20220140008A1 · Fukagawa · 2022 [cited by examiner]
JP 2000195677A · 2000 [cited by applicant]
JP 2002299604A · 2002 [cited by applicant]
JP 2004207217A · 2004 [cited by applicant]
JP 2005222778A · 2005 [cited by applicant]
JP 2006338947A · 2006 [cited by applicant]
JP 2007184251A · 2007 [cited by applicant]
JP 2008135325A · 2008 [cited by applicant]
JP 200932673A · 2009 [cited by applicant]
JP 2010118191A · 2010 [cited by applicant]
JP 2017147191A · 2017 [cited by applicant]
WO 2018179308A1 · 2018 [cited by applicant]