IP Library Granted Patent US 12,009,690
Granted Patent B2
US 12,009,690 · App. 18/344,725 · Granted Jun 11, 2024

Power converters and methods of controlling same

Inventors: Chen Li (Fremont, CA); Yang Liu (Mountain View, CA); Mohammed Salmaan Khan (San Jose, CA); Jonathan Kenzo Kamei (Dublin, CA); Sandeep Sanjiva Lele (Sunnyvale, CA)
Assignee: NEXTRACKER LLC
H02J7/35H02M3/1582H02S20/32G05F1/56G05F1/59G05F1/595G05F1/70H02M1/0043H02M1/088H02M3/01H02M3/06H02M3/158H02M3/33571H02P27/08H02S40/32H02S40/38
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,009,690
App. No.
18/344,725
Granted
Jun 11, 2024
Kind
B2
Abstract

A power converter converts a medium-voltage output from a solar module to an appropriate voltage to power a solar tracker system. The power converter includes a voltage divider having at least two legs, a first semiconductor switch subassembly coupled in parallel with a first leg of the voltage divider, and a second semiconductor switch subassembly coupled in parallel with a second leg of the voltage divider. The power converter may be a unidirectional or a bidirectional power converter. In implementations, the signals for driving the semiconductor switches of the first and second semiconductor switch subassemblies may be shifted out of phase from each other. In implementations, if the bus voltages to the semiconductor switches are not balanced, the pulse width of the driving signal of the semiconductor switch supplied with the higher bus voltage is decreased for at least one cycle.

Claims (37)

1. A power converter for a photovoltaic (PV) string, the power converter comprising:

a voltage divider having at least two legs, the voltage divider configured to be coupled to the photovoltaic (PV) string;

a first circuit subassembly including a first semiconductor switch and a third semiconductor switch coupled together in a cascaded configuration, the first circuit subassembly and a first leg of the at least two legs coupled together in parallel;

a second circuit subassembly including a second semiconductor switch and a fourth semiconductor switch coupled together in a cascaded configuration, the second circuit subassembly and a second leg of the at least two legs coupled together in parallel;

a first inductor having a first end and a second end, the first end coupled between the first semiconductor switch and the third semiconductor switch, the second end of the first inductor coupled to a first output terminal;

a second inductor having a first end and a second end, the first end coupled between the second semiconductor switch and the fourth semiconductor switch, the second end of the second inductor coupled to a second output terminal; and

a controller configured to:

generate a first drive signal for controlling a first voltage supplied to the first and third semiconductor switches;

generate a second drive signal for controlling a second voltage supplied to the second and fourth semiconductor switches; and

adjust one of the first drive signal or the second drive signal to bring the first voltage and the second voltage closer to each other.

2. The power converter of claim 1 , wherein each of the at least two legs of the voltage divider include a resistor and a capacitor coupled together in parallel.

3. The power converter of claim 1 , wherein the first drive signal is 180 degrees out of phase from the second pulsed signal.

4. The power converter of claim 1 , further comprising a third circuit subassembly including a fifth semiconductor switch and a fifth semiconductor device coupled together, the fifth circuit subassembly and a third leg of the at least two legs coupled together in parallel.

5. The power converter of claim 4 , wherein the fifth semiconductor device is a diode or a semiconductor switch.

6. The power converter of claim 1 , wherein the first, second, third, and fourth semiconductor switches are metal-oxide-semiconductor field-effect transistors (MOSFETs) or insulated-gate bipolar transistors (IGBTs).

7. A method of operating a power converter, the method comprising:

synchronizing phases of drive signals applied to respective semiconductor switches coupled in parallel with respective legs of a voltage divider;

measuring a solar panel voltage;

measuring an output voltage of the power converter;

determining the solar panel voltage is greater than twice the output voltage; and

shifting a phase of at least one of the drive signals so that the drive signals are out of phase from each other.

8. The method of claim 7 , wherein shifting the phases of the at least one of the drive signals includes shifting the phases of at least one of the drive signals so that the drive signals are out of phase from each other by 180 degrees.

9. The method of claim 7 , wherein the drive signals are pulse-width modulation (PWM) drive signals.

10. A method of operating a power converter, the method comprising:

measuring a first voltage supplied to a first semiconductor switch coupled in parallel with a first leg of a voltage divider;

measuring a second voltage supplied to a second semiconductor switch coupled in parallel with a second leg of the voltage divider;

determining the first voltage is greater than the second voltage;

decreasing a duty cycle of a drive signal applied to the second semiconductor switch in a next cycle;

determining the second voltage is greater than the first voltage; and

decreasing a duty cycle of a drive signal applied to the first semiconductor switch in a next cycle.

11. The method of claim 10 , wherein the determining the first voltage is greater than the second voltage includes determining the first voltage is greater than the second voltage plus a predetermined voltage; and wherein

the determining the second voltage is greater than the first voltage includes determining the second voltage is greater than the first voltage plus the predetermined voltage.

12. The method of claim 10 , wherein decreasing the duty cycle of a drive signal includes decreasing the duty cycle of a drive signal to zero in a next cycle.

13. The method of claim 10 , further comprising generating a drive signal applied to the first semiconductor switch and a drive signal applied to the second semiconductor switch so that the drive signals are out of phase from each other.

14. The method of claim 13 , wherein the drive signals are 180 degrees out of phase from each other.

15. The method of claim 10 , wherein the drive signal is a pulse-width modulation (PWM) drive signal.

16. The method of claim 10 , wherein the duty cycle of the drive signal is decreased by a predetermined amount that brings the first voltage and the second voltage closer to each other.

Assignments (3)
CHANGE OF NAME Recorded Jan 12, 2026
From: NEXTRACKER LLC
To: NEXTPOWER LLC
Reel/Frame 074319/0025 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2023
From: LI, CHEN; LIU, YANG; KHAN, MOHAMMAD SALMAAN; KAMEI, JONATHAN KENZO; LELE, SANDEEP SANJIVA
To: NEXTRACKER INC.
Reel/Frame 064127/0770 →
CHANGE OF NAME Recorded Jun 30, 2023
From: NEXTRACKER INC.
To: NEXTRACKER LLC
Reel/Frame 064190/0547 →