IP Library Patent Application 18361605
Patent Application
App. No. 18/361,605

QUANTUM COMPUTING FOR GENERATING ALL DIAGNOSES OF A DIGITAL CIRCUIT

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
18/361,605
Abstract

One embodiment provides a method and a system for diagnosing a digital circuit. During operation, the system can obtain a design of the digital circuit, generate a design of a diagnostic circuit by augmenting the design of the digital circuit based on a number of fault-emulating subcircuits, and convert the design of the diagnostic circuit to a design of a quantum oracle circuit. The system can further construct a quantum diagnostic circuit based on the design of the quantum oracle circuit and observe states of the quantum diagnostic circuit to determine probability distributions of one or more faults in the digital circuit.

Claims (46)

1 . A computer-implemented method for diagnosing a digital circuit, the method comprising:

obtaining, by a computer, a design of the digital circuit;

generating a design of a diagnostic circuit by augmenting the design of the digital circuit based on a number of fault-emulating subcircuits;

converting the design of the diagnostic circuit to a design of a quantum oracle circuit;

constructing a quantum diagnostic circuit based on the design of the quantum oracle circuit; and

observing states of the quantum diagnostic circuit to determine probability distributions of one or more faults in the digital circuit.

2 . The method of claim 1 , wherein augmenting the design of the digital circuit comprises coupling a fault-emulating subcircuit to an output of each logic gate in the digital circuit.

3 . The method of claim 2 , wherein the fault-emulating subcircuit is to emulate one of:

a stuck-at-one fault;

a stuck-at-zero fault;

a wrong-component-type fault;

a connection-failure fault; and

a bridging fault.

4 . The method of claim 1 , wherein converting the design of the diagnostic circuit to the design of the quantum oracle circuit comprises:

representing each primary input of the diagnostic circuit using one qubit; and

representing each fault input of the diagnostic circuit using one qubit.

5 . The method of claim 4 , wherein converting the design of the diagnostic circuit to the design of the quantum oracle circuit comprises replacing a logic gate in the diagnostic circuit with a corresponding quantum subcircuit comprising one or more quantum gates.

6 . The method of claim 5 , wherein the quantum gates comprise one or more of: a Pauli-X gate, a Hadamard gate, a Controlled NOT (CNOT) gate, and a Controlled Controlled NOT (CCNOT) gate.

7 . The method of claim 1 , wherein constructing the quantum diagnostic circuit comprises applying a Hadamard gate to a qubit representing a fault input of the diagnostic circuit.

8 . The method of claim 1 , wherein observing the states of the quantum diagnostic circuit comprises observing the states of the qubit representing the fault input.

9 . The method of claim 9 , further comprising coupling multiple outputs of the diagnostic circuit to a single AND gate, and wherein observing the states of the quantum diagnostic circuit comprises observing the states of the qubit representing an output of the AND gate.

10 . The method of claim 9 , further comprising collecting statistics of the observed states of the quantum diagnostic circuit based on the observed states of the qubit representing the fault input and the observed states of the qubit representing an output of the AND gate.

11 . A computer system, comprising:

a processor; and

a storage device storing instructions that when executed by the processor cause the computer to perform a method for diagnosing a digital circuit, the method comprising:

obtaining a design of the digital circuit;

generating a design of a diagnostic circuit by augmenting the design of the digital circuit based on a number of fault-emulating subcircuits;

converting the design of the diagnostic circuit to a design of a quantum oracle circuit;

constructing a quantum diagnostic circuit based on the design of the quantum oracle circuit; and

observing states of the quantum diagnostic circuit to determine probability distributions of one or more faults in the digital circuit.

12 . The computer system of claim 11 , wherein augmenting the design of the digital circuit comprises coupling a fault-emulating subcircuit to an output of each logic gate in the digital circuit.

13 . The computer system of claim 12 , wherein the fault-emulating subcircuit is to emulate one of:

a stuck-at-one fault;

a stuck-at-zero fault;

a wrong-component-type fault;

a connection-failure fault; and

a bridging fault.

14 . The computer system of claim 11 , wherein converting the design of the diagnostic circuit to the design of the quantum oracle circuit comprises:

representing each primary input of the diagnostic circuit using one qubit; and

representing each fault input of the diagnostic circuit using one qubit.

15 . The computer system of claim 14 , wherein converting the design of the diagnostic circuit to the design of the quantum oracle circuit comprises replacing a logic gate in the diagnostic circuit with a corresponding quantum subcircuit comprising one or more quantum gates.

16 . The computer system of claim 15 , wherein the quantum gates comprise one or more of: a Pauli-X gate, a Hadamard gate, a Controlled NOT (CNOT) gate, and a Controlled Controlled NOT (CCNOT) gate.

17 . The computer system of claim 11 , wherein constructing the quantum diagnostic circuit comprises applying a Hadamard gate to a qubit representing a fault input of the diagnostic circuit.

18 . The computer system of claim 11 , wherein observing the states of the quantum diagnostic circuit comprises observing the states of the qubit representing the fault input.

19 . The computer system of claim 11 , wherein the method further comprises coupling multiple outputs of the diagnostic circuit to a single AND gate, and wherein observing the states of the quantum diagnostic circuit comprises observing the states of the qubit representing an output of the AND gate.

20 . The computer system of claim 19 , wherein the method further comprises collecting statistics of the observed states of the quantum diagnostic circuit based on the observed states of the qubit representing the fault input and the observed states of the qubit representing an output of the AND gate.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 31, 2025
From: XEROX CORPORATION
To: GENESEE VALLEY INNOVATIONS, LLC
Reel/Frame 073225/0116 →
SECOND LIEN NOTES PATENT SECURITY AGREEMENT Recorded Jul 2, 2025
From: XEROX CORPORATION
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 071785/0550 →
FIRST LIEN NOTES PATENT SECURITY AGREEMENT Recorded Apr 11, 2025
From: XEROX CORPORATION
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 070824/0001 →
SECURITY INTEREST Recorded Feb 13, 2024
From: XEROX CORPORATION
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 066741/0001 →
SECURITY INTEREST Recorded Nov 20, 2023
From: XEROX CORPORATION
To: JEFFERIES FINANCE LLC, AS COLLATERAL AGENT
Reel/Frame 065628/0019 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2023
From: FELDMAN, ALEKSANDAR B.; DE KLEER, JOHAN; MATEI, ION
To: XEROX CORPORATION
Reel/Frame 064653/0542 →