IP Library Granted Patent US 12,480,985
Granted Patent B2
US 12,480,985 · App. 18/372,497 · Granted Nov 25, 2025

Multiple tile two-layered motherboard tester

Inventor: Peter Poechmueller (Jinan, CN)
Assignee: Intelligent Memory Limited
G01R31/2865G01R31/2863G01R31/2879
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,480,985
App. No.
18/372,497
Granted
Nov 25, 2025
Kind
B2
Abstract

A tester board system that includes a frame upon which a plurality of motherboard assemblies can be inserted for the purposes of BI and other types of component testing. Each motherboard assembly has memory channels disposed on an upper motherboard that can accommodate a plurality of memory components for testing, and the memory channels are connected to a CPU. The CPU is disposed on a lower motherboard and the memory channels are connected to the CPU via communication connectors that are passed via a connection column between the upper and lower motherboards.

Claims (29)

1 . A motherboard assembly for component testing, comprising:

an upper motherboard;

at least one memory channel disposed on the upper motherboard;

a lower motherboard vertically separated from the upper motherboard by a gap;

at least one CPU disposed on the lower motherboard;

at least one support connector connecting the upper motherboard and the lower motherboard; and

at least one electronic connector communicatively coupling the at least one CPU with the at least one memory channel;

wherein the upper motherboard and lower motherboard are aligned parallel to each other along the length of the upper motherboard and lower motherboard such that a bottom side of the upper motherboard is disposed opposite an upper side of the lower motherboard; and

wherein no memory channels are disposed on the lower motherboard.

2 . The motherboard assembly of claim 1 , further comprising a connection column coupled to the upper motherboard and the lower motherboard.

3 . The motherboard assembly of claim 2 , wherein the at least one electronic connector is routed through the connection column.

4 . The motherboard assembly of claim 2 , comprising two to four connection columns.

5 . The motherboard assembly of claim 1 , further comprising an insulation layer disposed within the gap.

6 . The motherboard assembly of claim 5 , wherein the insulation layer occupies at least 70% of the volume of the gap.

7 . The motherboard assembly of claim 5 , wherein the insulation layer comprises at least one of air, vacuum, Styrofoam, rubber, or a material containing air or vacuum bubbles.

8 . The motherboard assembly of claim 1 , wherein the upper motherboard and lower motherboard are separated by a distance of between 1 mm and 100 mm.

9 . The motherboard assembly of claim 1 , wherein an area of the upper motherboard and an area of the lower motherboard differs by no more than 10%.

10 . The motherboard assembly of claim 1 , wherein the motherboard assembly is dimensioned to fit within a space on a frame, the frame dimensioned to fit at least two motherboard assemblies.

11 . A tester board system, comprising:

a frame dimensioned to receive at least two motherboard assemblies; and

each of the at least two motherboard assembly comprising:

an upper motherboard;

at least one memory channel disposed on the upper motherboard;

a lower motherboard vertically separated from the upper motherboard by a gap;

at least one CPU disposed on the lower motherboard;

at least one support connector connecting the upper motherboard and the lower motherboard; and

at least one electronic connector communicatively coupling the at least one CPU with the at least one memory channel;

wherein the upper motherboard and lower motherboard are aligned parallel to each other along the length of the upper motherboard and lower motherboard such that a bottom side of the upper motherboard is disposed opposite an upper side of the lower motherboard; and

wherein no memory channels are disposed on the lower motherboard.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 14, 2024
From: POECHMUELLER, PETER
To: INTELLIGENT MEMORY LIMITED
Reel/Frame 066769/0267 →
Continuity (1)
Related Publication 20250102564A1 · Mar 27, 2025
References Cited (11)
US 5966021A · Eliashberg · 1999 [cited by examiner]
US 6467053B1 · Connolly · 2002 [cited by examiner]
US 6700398B1 · Co · 2004 [cited by examiner]
US 6910162B2 · Co · 2005 [cited by examiner]
US 7208968B2 · Weber · 2007 [cited by examiner]
US 7317151B2 · Kramer · 2008 [cited by examiner]
US 7478290B2 · Co · 2009 [cited by examiner]
US 11009550B2 · Champoux et al. · 2021 [cited by applicant]
US 20080126863A1 · Co et al. · 2008 [cited by applicant]
CN 217846404U · 2022 [cited by applicant]
Examination Report for German Patent No. 10 2023 134 162.6, dated May 28, 2024, 5 pages. [cited by applicant]