IP Library Granted Patent US 12,592,639
Granted Patent B2
US 12,592,639 · App. 18/393,278 · Granted Mar 31, 2026

Self-biasing the input controller in a power converter

Inventor: David Michael Hugh Matthews (Los Gatos, CA)
Assignee: POWER INTEGRATIONS, INC.
H02M3/158
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,592,639
App. No.
18/393,278
Granted
Mar 31, 2026
Kind
B2
Abstract

A power converter having an integrated input bias self-supply function has an input switch, a controller, an output switch, and an output filter having an inductor. The controller includes control circuitry, a bias drive circuit, and a bias supply circuit. The bias supply circuit includes a bias transistor and a bias diode. The control circuitry and the bias drive circuit produce a bias drive signal indicative of the conductive states of the input and output switches. When the bias drive signal is asserted, the bias transistor is configured to be on and the bias diode is configured to be reverse biased and not conduct any forward current. When the bias drive signal is deasserted, the bias transistor is configured to be off.

Claims (61)

1 . A controller for a power converter comprising:

a second drive circuit coupled to receive a feedback signal indicative of an output of the power converter;

a first drive circuit coupled to the second drive circuit and responsive to the feedback signal to produce a first drive signal;

a bias drive circuit coupled to the first drive circuit and responsive to the first drive signal to produce a bias drive signal;

a bias transistor coupled to the bias drive circuit to receive the bias drive signal; and

a bias diode having an anode of the bias diode coupled to a drain of the bias transistor and a cathode of the bias diode coupled to the bias drive circuit,

wherein when the bias drive signal is asserted, the bias transistor is turned on and the bias diode is reverse biased such that current is conducted through the bias transistor toward the output of the power converter, with substantially no current being conducted through the bias diode, and

wherein when the bias drive signal is deasserted, the bias transistor is turned off, causing the current that is otherwise conducted through the bias transistor to be diverted through the bias diode to charge a bias capacitor coupled to the bias diode.

2 . The controller as in claim 1 further comprising the bias capacitor coupled to the bias diode, wherein the bias capacitor is charged to store electrical energy to provide power to the bias drive circuit and to the first drive circuit.

3 . The controller as in claim 1 , the bias drive circuit comprising:

an inverter coupled to receive the first drive signal and to produce an inverted first drive signal;

a comparator coupled to a bias node between the bias diode and the bias capacitor, wherein the comparator asserts a bias current signal in response to a voltage at the bias node rising above a threshold voltage; and

a NAND gate coupled to the inverter and responsive to the inverted first drive signal and the bias current signal to produce the bias drive signal.

4 . The controller as in claim 1 , wherein the first drive circuit and the second drive circuit are included in a monolithic integrated circuit.

5 . The controller of claim 1 wherein the first drive circuit and the second drive circuit are included in a single integrated circuit package.

6 . The controller of claim 1 the first drive circuit and the bias drive circuit are included in a single integrated circuit package.

7 . The controller as in claim 1 , wherein:

the bias drive circuit and the bias capacitor are coupled to the cathode of the bias diode at a bias node, and

to produce the bias drive signal, the bias drive circuit is further responsive to a bias signal at the bias node.

8 . The controller as in claim 7 , wherein:

the bias signal is indicative of available charge at the bias capacitor, and

the bias drive circuit is configured to determine when to assert or deassert the bias drive signal based on the bias signal.

9 . The controller as in claim 1 , wherein the bias drive circuit is configured to deassert the bias drive signal only when the first drive signal is deasserted.

10 . The controller as in claim 9 , wherein:

the current that is diverted through the bias diode to charge the bias capacitor when the bias drive signal is deasserted is a freewheeling current, and

the freewheeling current is established when an input switch of the power converter is turned off in response to the first drive signal being deasserted.

11 . A buck converter comprising:

an input switch;

an output filter circuit coupled to the input switch and configured to produce a feedback signal indicative of an output voltage of the buck converter;

a bias capacitor coupled to the output filter circuit;

an output conductor circuit coupled to the output filter circuit; and

a controller coupled to the output filter circuit and to the output conductor circuit, the controller comprising,

a second drive circuit coupled to receive the feedback signal,

a first drive circuit coupled to the second drive circuit and responsive to the feedback signal to produce a first drive signal,

a bias drive circuit, coupled to the bias capacitor and to the first drive circuit, the bias drive circuit responsive to the first drive signal to produce a bias drive signal,

a bias transistor coupled to receive the bias drive signal, and

a bias diode having an anode of the bias diode coupled to a drain of the bias transistor and a cathode of the bias diode coupled to the bias drive circuit and the bias capacitor,

wherein when the bias drive signal is asserted the bias transistor is turned on and the bias diode is reverse biased to not conduct substantially any forward current, and when the bias drive signal is deasserted the bias transistor is turned off.

12 . The buck converter as in claim 11 , the bias drive circuit comprising:

an inverter coupled to receive the first drive signal and to produce an inverted first drive signal;

a comparator coupled to a bias node between the bias diode and the bias capacitor, wherein the comparator asserts a bias current signal in response to a voltage at the bias node rising above a threshold voltage; and

a NAND gate coupled to the inverter and responsive to the inverted first drive signal and the bias current signal to produce the bias drive signal.

13 . The buck converter as in claim 11 , the output conductor circuit comprising at least one diode.

14 . The buck converter as in claim 11 , wherein:

the second drive circuit is responsive to the feedback signal to produce a second drive signal, and

wherein the output conductor circuit comprises a switch responsive to the second drive signal to deliver current to one of the bias diode and the bias transistor.

15 . A forward converter comprising:

a first input switch and a second input switch;

an energy transfer element having a primary winding and a secondary winding, a first end of the primary winding coupled to the first input switch and a second end of the primary winding coupled to the second input switch;

a bias capacitor coupled to the first end of the primary winding;

a first clamp diode coupled from the second end of the primary winding to a source of the first input switch;

a second clamp diode coupled from a source of the second input switch to the first end of the primary winding;

a rectifier circuit coupled across a first end and a second end of the secondary winding;

an output filter circuit coupled to the rectifier circuit and configured to produce an output voltage signal; and

a controller coupled to the first input switch, the bias capacitor, and the second input switch, and responsive to an input voltage signal to produce a first drive signal, the controller comprising,

a second drive circuit coupled to the second end of the primary winding to receive a feedback signal indicative of the output voltage signal,

a first drive circuit coupled to the second drive circuit and responsive to the feedback signal to produce a first drive signal,

a bias drive circuit responsive to the first drive signal to produce a bias drive signal,

a bias transistor coupled to receive the bias drive signal, and

a bias diode having an anode coupled to the bias transistor and a cathode coupled to the bias drive circuit and to the bias capacitor,

wherein when the bias drive signal is asserted the bias transistor is turned on and the bias diode is reverse biased to not conduct substantially any forward current, and when the bias drive signal is deasserted the bias transistor is turned off.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 21, 2023
From: MATTHEWS, DAVID MICHAEL HUGH
To: POWER INTEGRATIONS, INC.
Reel/Frame 065936/0404 →
Continuity (1)
Related Publication 20250211220A1 · Jun 26, 2025
References Cited (81)
US 4005352A · Kugler et al. · 1977 [cited by applicant]
US 5014178A · Balakrishnan · 1991 [cited by applicant]
US 5282107A · Balakrishnan · 1994 [cited by applicant]
US 5285369A · Balakrishnan · 1994 [cited by applicant]
US 5602724A · Balakrishnan · 1997 [cited by applicant]
US 6583663B1 · Disney · 2003 [cited by applicant]
US 6597588B2 · Matsumoto · 2003 [cited by examiner]
US 6775155B2 · Park · 2004 [cited by applicant]
US 6865093B2 · Disney · 2005 [cited by applicant]
US 7157813B2 · Djenguerian et al. · 2007 [cited by applicant]
US 7345894B2 · Sawtell et al. · 2008 [cited by applicant]
US 7489120B2 · Matthew · 2009 [cited by applicant]
US 7932738B1 · Banerjee et al. · 2011 [cited by applicant]
US 8063622B2 · Kung et al. · 2011 [cited by applicant]
US 8077486B2 · Djenguerian et al. · 2011 [cited by applicant]
US 8120097B2 · Disney · 2012 [cited by applicant]
US 8159843B2 · Lund et al. · 2012 [cited by applicant]
US 8294377B2 · Kang et al. · 2012 [cited by applicant]
US 8305826B2 · Banerjee et al. · 2012 [cited by applicant]
US 8779841B2 · Ivankovic · 2014 [cited by applicant]
US 8933649B2 · Matthews et al. · 2015 [cited by applicant]
US 9112428B2 · Bailey et al. · 2015 [cited by applicant]
US 9219420B1 · Zhang et al. · 2015 [cited by applicant]
US 9287784B2 · Zhang et al. · 2016 [cited by applicant]
US 9331587B2 · Djenguerian et al. · 2016 [cited by applicant]
US 9479065B2 · Mao et al. · 2016 [cited by applicant]
US 9531264B2 · Ryan et al. · 2016 [cited by applicant]
US 9577520B2 · Xiu · 2017 [cited by examiner]
US 9602009B1 · Baurle · 2017 [cited by applicant]
US 9621050B2 · Ryan et al. · 2017 [cited by applicant]
US 9667154B2 · Colbeck · 2017 [cited by applicant]
US 9735663B2 · Bhasin et al. · 2017 [cited by applicant]
US 9871510B1 · Horwitz et al. · 2018 [cited by applicant]
US 9917584B2 · Gong · 2018 [cited by examiner]
US 9954461B1 · Duvnjak · 2018 [cited by applicant]
US 9983239B2 · Mayell · 2018 [cited by applicant]
US 10038434B2 · Volke et al. · 2018 [cited by applicant]
US 10135357B1 · Balakrishnan et al. · 2018 [cited by applicant]
US 10177666B2 · Djenguerian et al. · 2019 [cited by applicant]
US 10326306B2 · Peter et al. · 2019 [cited by applicant]
US 10404180B2 · Greenwood · 2019 [cited by applicant]
US 10551224B2 · Kobayashi · 2020 [cited by examiner]
US 10644688B2 · Wang · 2020 [cited by applicant]
US 10797598B1 · Malla et al. · 2020 [cited by applicant]
US 10924028B2 · Duvnjak · 2021 [cited by applicant]
US 11258369B2 · Odell · 2022 [cited by applicant]
US 11418121B2 · Odell et al. · 2022 [cited by applicant]
US 11979090B2 · Werner et al. · 2024 [cited by applicant]
US 12261533B2 · Bonavente et al. · 2025 [cited by applicant]
US 20120133348A1 · Fan · 2012 [cited by applicant]
US 20130077353A1 · Kuang et al. · 2013 [cited by applicant]
US 20140077867A1 · Chen · 2014 [cited by applicant]
US 20190393871A1 · Springett · 2019 [cited by applicant]
US 20210203235A1 · Odell et al. · 2021 [cited by applicant]
US 20210257923A1 · Odell · 2021 [cited by applicant]
US 20210351707A1 · Bianco et al. · 2021 [cited by applicant]
US 20220360177A1 · Castellano et al. · 2022 [cited by applicant]
US 20220393603A1 · Chen · 2022 [cited by applicant]
US 20230051129A1 · Werner et al. · 2023 [cited by applicant]
US 20230170803A1 · Ferrara et al. · 2023 [cited by applicant]
US 20230188046A1 · Chen · 2023 [cited by applicant]
US 20240186903A1 · Matthews · 2024 [cited by applicant]
US 20240213903A1 · Matthews et al. · 2024 [cited by applicant]
US 20250211120A1 · Ezra · 2025 [cited by examiner]
CN 103023298A · 2013 [cited by applicant]
CN 115113670A · 2022 [cited by applicant]
WO 2021126826A1 · 2021 [cited by applicant]
Broadmeadow, Mark; “Characterisation of the cascode gate drive of power MOSFETs in clamped inductive switching applications”; Mar. 25, 2015; Queensland University of Technology; pp. 81-85. [cited by applicant]
European Application Serial No. 22185215.5; “Communication pursuant to Article 94(3) EPC”; mailed Jan. 26, 2024; 6 pages. [cited by applicant]
European Application Serial No. 22185215.5; “Extended European Search Report”; mailed Dec. 22, 2022; 8 pages. [cited by applicant]
Jia, Liang et. al.; “Cascode Switching Modeling and Improvement in Flyback Converter for LED Lighting Applications”; IEEE 978-1-5386-1189-7/18; 2018; 8 pages. [cited by applicant]
Machine translation of CN103023298A; published Nov. 5, 2014; 7 pages. [cited by applicant]
Power Integrations, Inc., “LinkSwitch-TN2 Family: Highly Energy Efficient Off-line Switcher IC with Integrated System Level Protection for Low Component-Count Power Supplies”; Jun. 2023; 28 pages. [cited by applicant]
U.S. Appl. No. 17/401,198; “Non-Final Office Action mailed Mar. 6, 2023”; 13 pages. [cited by applicant]
U.S. Appl. No. 17/401,198; “Final Office Action mailed Jul. 17, 2023”; 13 pages. [cited by applicant]
U.S. Appl. No. 17/401,198; “Corrected Notice of Allowance mailed Jan. 22, 2024”; 2 pages. [cited by applicant]
U.S. Appl. No. 17/401,198; “Notice of Allowance mailed Jan. 11, 2024”; 8 pages. [cited by applicant]
U.S. Appl. No. 18/061,191; “Application as Filed”; filed Dec. 2, 2022; 58 pages. [cited by applicant]
U.S. Appl. No. 18/061,191; “Non-Final Office Action mailed Apr. 2, 2025”; 16 pages. [cited by applicant]
U.S. Appl. No. 18/393,347; “Application as Filed”; filed Dec. 21, 2023; 28 pages. [cited by applicant]
Non-Final office action received for U.S. Appl. No. 18/061,191, mailed on Aug. 25, 2025, 22 pages. [cited by applicant]