IP Library Granted Patent US 12,512,759
Granted Patent B2
US 12,512,759 · App. 18/393,734 · Granted Dec 30, 2025

Controller of buck-boost conversion circuit and mode switching method thereof

Inventors: Yen Hui Wang (Hsinchu County, TW); Yi-Xian Jan (Hsinchu County, TW); Chien Hsien Tsai (Hsinchu County, TW); Kuo-Jen Kuo (Hsinchu County, TW); Chao-Chung Huang (Hsinchu County, TW); Cheng-Hsing Li (Hsinchu County, TW)
Assignee: uPl Semiconductor Corp.
H02M3/1582H02M1/0009
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,512,759
App. No.
18/393,734
Granted
Dec 30, 2025
Kind
B2
Abstract

A controller of a buck-boost conversion circuit and a mode switching method thereof are provided. The controller control operations of multiple switches of the buck-boost conversion circuit to convert an input voltage into an output voltage and provide an output current. The controller includes a slope compensation circuit, a control loop, and a mode switching circuit. The slope compensation circuit generates a slope compensation signal according to a mode switching signal of a current cycle. The control loop is coupled to the slope compensation circuit and the switches respectively, and is configured to generate multiple switch control signals according to the slope compensation signal, a feedback voltage related to the output voltage, and a current sense signal related to the output current to control the operations of the switches respectively. The mode switching circuit is coupled to the slope compensation circuit and the control loop. The mode switching circuit generates the mode switching signal of a next cycle according to the slope compensation signal and at least one of the switch control signals to control an operation mode of the buck-boost conversion circuit.

Claims (36)

1 . A controller of a buck-boost conversion circuit configured to control operations of a plurality of switches of the buck-boost conversion circuit to convert an input voltage into an output voltage and provide an output current, wherein the controller comprises:

a slope compensation circuit configured to generate a slope compensation signal according to a mode switching signal of a current cycle;

a control loop coupled to the slope compensation circuit and the switches respectively and configured to generate a plurality of switch control signals according to the slope compensation signal, a feedback voltage related to the output voltage, and a current sense signal related to the output current to control the operations of the switches respectively; and

a mode switching circuit coupled to the slope compensation circuit and the control loop and configured to generate the mode switching signal of a next cycle according to the slope compensation signal and at least one of the switch control signals, so as to control an operation mode of the buck-boost conversion circuit,

wherein the operation mode of the buck-boost conversion circuit is switched between a buck mode, a boost mode, and a buck-boost mode,

wherein a cycle of the buck-boost mode is less than a cycle of the buck mode or the boost mode.

2 . The controller according to claim 1 , wherein the mode switching circuit comprises:

a selection circuit configured to provide the at least one of the switch control signals according to the mode switching signal;

a sample circuit coupled to the slope compensation circuit and the selection circuit and configured to perform a sampling operation on the slope compensation signal according to the at least one of the switch control signals to provide a sample value;

a comparison circuit coupled to the sample circuit and configured to compare the sample value with a reference value to generate a comparison result; and

a logic circuit coupled to the comparison circuit and configured to generate the mode switching signal of the next cycle according to the comparison result and the mode switching signal of the current cycle.

3 . The controller according to claim 2 , wherein the logic circuit further generates the mode switching signal of the next cycle according to the mode switching signal of a previous cycle.

4 . The controller according to claim 2 , wherein the logic circuit comprises:

a memory unit configured to store a first value, a second value, and the mode switching signal of the current cycle, wherein the first value is the comparison result in the buck mode of a latest cycle, and the second value is the comparison result in the boost mode of the latest cycle; and

a logic control unit coupled to the memory unit and configured to generate the mode switching signal of the next cycle according to the first value, the second value, and the mode switching signal of the current cycle.

5 . The controller according to claim 4 , wherein the memory unit further stores the mode switching signal of a previous cycle, so that the logic control unit generates the mode switching signal of the next cycle.

6 . The controller according to claim 2 , wherein the reference value is a fixed value independent of the operation mode of the buck-boost conversion circuit.

7 . A mode switching method of a controller of a buck-boost conversion circuit configured to control operations of a plurality of switches of the buck-boost conversion circuit to convert an input voltage into an output voltage and provide an output current, wherein the mode switching method comprises:

generating a slope compensation signal according to a mode switching signal of a current cycle;

generating a plurality of switch control signals according to the slope compensation signal, a feedback voltage related to the output voltage, and a current sense signal related to the output current to control the operations of the switches respectively;

generating the mode switching signal of a next cycle according to the slope compensation signal and at least one of the switch control signals, so as to control an operation mode of the buck-boost conversion circuit; and

switching the operation mode of the buck-boost conversion circuit to one of a buck mode, a boost mode, and a buck-boost mode,

wherein a cycle of the buck-boost mode is less than a cycle of the buck mode or the boost mode.

8 . The mode switching method according to claim 7 , further comprising:

providing the at least one of the switch control signals according to the mode switching signal;

performing a sampling operation on the slope compensation signal according to the at least one of the switch control signals to provide a sample value;

comparing the sample value with a reference value to generate a comparison result; and

generating the mode switching signal of the next cycle according to the comparison result and the mode switching signal of the current cycle.

9 . The mode switching method according to claim 8 , further comprising:

generating the mode switching signal of the next cycle according to the mode switching signal of a previous cycle.

10 . The mode switching method according to claim 8 , further comprising:

storing a first value, a second value, and the mode switching signal of the current cycle, wherein the first value is the comparison result in the buck mode of a latest cycle, and the second value is the comparison result in the boost mode of the latest cycle; and

generating the mode switching signal of the next cycle according to the first value, the second value, and the mode switching signal of the current cycle.

11 . The mode switching method according to claim 10 , further comprising:

storing the mode switching signal of a previous cycle to generate the mode switching signal of the next cycle.

12 . The mode switching method according to claim 8 , wherein the reference value is a fixed value independent of the operation mode of the buck-boost conversion circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 27, 2023
From: WANG, YEN HUI; JAN, YI-XIAN; TSAI, CHIEN HSIEN; KUO, KUO-JEN; HUANG, CHAO-CHUNG; LI, CHENG-HSING
To: UPI SEMICONDUCTOR CORP.
Reel/Frame 065965/0811 →
Priority Claims (1)
CN 202310065376.X · Jan 13, 2023 · national
Continuity (1)
Related Publication 20240243664A1 · Jul 18, 2024
References Cited (11)
US 6366070B1 · Cooke et al. · 2002 [cited by applicant]
US 7944191B2 · Xu · 2011 [cited by applicant]
US 8912779B2 · Ren et al. · 2014 [cited by applicant]
US 9035640B2 · Deng · 2015 [cited by applicant]
US 9041363B2 · Tanabe · 2015 [cited by applicant]
US 9602004B2 · Deng · 2017 [cited by applicant]
US 10075075B2 · Zhang · 2018 [cited by applicant]
US 10637357B1 · Zhan et al. · 2020 [cited by applicant]
US 11303212B2 · Chen et al. · 2022 [cited by applicant]
US 20200076306A1 · Pullen · 2020 [cited by examiner]
CN 102347689 · 2015 [cited by applicant]