IP Library Granted Patent US 12,597,069
Granted Patent B2
US 12,597,069 · App. 18/467,665 · Granted Apr 7, 2026

Method and system for controlling hardware performance for high frequency trading

Inventors: Hyunsung Kim (Seongnam-si, KR); Sungyeob Yoo (Seongnam-si, KR); Jinwook Oh (Seongnam-si, KR)
Assignee: REBELLIONS INC.
G06Q40/04
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,597,069
App. No.
18/467,665
Granted
Apr 7, 2026
Kind
B2
Abstract

A method for adjusting a hardware performance for high frequency trading is provided, which is performed by one or more processors, and includes receiving context information including at least one of a traffic of market data for one or more target items or a computational complexity of using a machine learning model performed based on the market data, determining whether or not to change a processing performance of the hardware based on the received context information, and changing a resource supplied to the hardware based on the determination result for changing the processing performance.

Claims (24)

1 . A method for adjusting a performance of hardware for high frequency trading, the method being performed by one or more processors and comprising:

receiving, by the one or more processors, context information including at least one of a traffic of market data for one or more target items or a computational complexity of using a machine learning model performed based on the market data;

determining, by the one or more processors, a workload for an inference computation of the machine learning model with at least one target item based on time allowed until a task is completed and available resources of the hardware, wherein the determining the workload includes determining one or more resources of the hardware for processing the workload;

determining, by the one or more processors, whether or not to change a processing performance of the hardware based on the received context information and the determined workload;

changing, by the one or more processors, one or more resources to be supplied to the hardware based on the determination result for changing the processing performance;

supplying, by the one or more processors, the one or more changed resources to the hardware using supply lines formed between the one or more changed resources and the hardware; and

performing, by using the hardware to which the one or more changed resources are supplied, the machine learning model based on the market data.

2 . The method according to claim 1 , wherein the changing the resource includes changing at least one of a speed of a clock or a voltage supplied to the hardware.

3 . The method according to claim 2 , wherein the determining whether or not to change the processing performance includes determining a processing performance required for the hardware based on the received context, and

the changing the resource includes adjusting at least one of the speed of the clock or the voltage supplied to the hardware according to the determined processing performance of the hardware.

4 . The method according to claim 3 , wherein the hardware includes a plurality of dedicated accelerators for computation of the machine learning model, and

the adjusting at least one of the speed of the clock or the voltage includes:

identifying one or more dedicated accelerators from among the plurality of dedicated accelerators based on the determined processing performance; and

adjusting at least one of the speed of the clock or the voltage supplied to the identified one or more dedicated accelerators.

5 . The method according to claim 3 , wherein the hardware includes at least one of a dedicated accelerator, a memory, or a processor, at least one of the dedicated accelerator, the memory, or the processor is divided into a plurality of processing regions associated with a plurality of layers included in the machine learning model, and

the adjusting at least one of the speed of the clock or the voltage includes:

identifying one or more processing regions from among a plurality of processing regions based on the determined processing performance; and

adjusting at least one of the speed of the clock or the voltage supplied to the identified one or more processing regions.

6 . The method according to claim 3 , wherein the adjusting at least one of the speed of the clock or the voltage includes controlling to activate one or more voltage sources of a plurality of voltage sources in order to supply a target voltage corresponding to the determined processing performance to the hardware.

7 . The method according to claim 1 , further comprising,

after the changing the resource:

determining whether or not the changed resource is equal to or greater than a predetermined threshold;

if the changed resource is equal to or greater than the predetermined threshold, measuring a time at which the changed resource is supplied; and

if the measured time reaches a threshold time, controlling to supply resources lower than the threshold to the hardware.

Assignments (1)
MERGER AND CHANGE OF NAME Recorded May 22, 2025
From: REBELLIONS INC.; SAPEON KOREA INC.
To: REBELLIONS INC.
Reel/Frame 071349/0150 →
Priority Claims (2)
KR 10-2022-0043474 · Apr 7, 2022 · national
KR 10-2023-0000451 · Jan 2, 2023 · national
Continuity (2)
Division 18184534 · Mar 15, 2023
Related Publication 20240005404A1 · Jan 4, 2024
References Cited (14)
US 10897514B2 · Zhao · 2021 [cited by examiner]
US 20130325684A1 · Vogler · 2013 [cited by examiner]
US 20140025549A1 · Kline · 2014 [cited by examiner]
US 20140258751A1 · Yang · 2014 [cited by applicant]
US 20170310577A1 · Aked · 2017 [cited by examiner]
US 20180189674A1 · Hillard · 2018 [cited by examiner]
US 20190026828A1 · Preston · 2019 [cited by examiner]
US 20230118240A1 · Wong · 2023 [cited by examiner]
US 20230133989A1 · Takahashi et al. · 2023 [cited by applicant]
JP 2007265245A · 2007 [cited by applicant]
KR 10200100164541A · 2001 [cited by applicant]
KR 102060703B1 · 2020 [cited by applicant]
WO 2022009542A1 · 2002 [cited by applicant]
Kahssay, Natnael et. al “6.111 final: HFT Accelerator,” MIT. Dec. 2019 URL: https://web.mit.edu/6.111/volume2/www/f2019/projects/endrias_Project_Final_Report. pdf. [cited by applicant]