IP Library Patent Application 18478847
Patent Application
App. No. 18/478,847

RADIO TRANSMITTER

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
18/478,847
Abstract

A method may include designating selected stages of a power amplifier as active stages. Each active stage includes a tristate inverter having a high side switch and a low side switch connected to the high side switch at a drain node; and a capacitor connected in series with the tristate inverter. The method includes enabling a high side switch of an active stage in a high side state, enabling a low side switch of the active stage in a low side state, and disabling the high side switch and the low side switch while in a floating state while transitioning from at least one of the high side state to the low side state or the low side state to the high side state.

Claims (66)

1 . A transmitter, comprising:

a power amplifier comprising stages and configured to amplify a transmit signal to generate an amplified signal with an output power according to a number of active stages, each stage comprising:

a tristate inverter comprising a high side switch and a low side switch connected to the high side switch at a drain node; and

a capacitor connected in series with the tristate inverter; and

a control unit configured to:

designate selected stages of the power amplifier as the active stages;

enable a high side switch of an active stage in a high side state;

enable a low side switch of the active stage in a low side state; and

disable the high side switch and the low side switch while in a floating state while transitioning from at least one of the high side state to the low side state or the low side state to the high side state.

2 . The transmitter of claim 1 , wherein:

the control unit is configured to cause the high side switch to exit the floating state and enter the low side state after a voltage at the drain node reaches zero.

3 . The transmitter of claim 1 , wherein:

the control unit is configured to cause the low side switch to exit the floating state and enter the high side state after a voltage at the drain node reaches a target voltage.

4 . The transmitter of claim 1 , wherein:

the control unit is configured to cause at least one of the high side switch or the low side switch to enter the floating state after a predetermined phase interval.

5 . The transmitter of claim 1 , wherein:

the control unit is configured to cause at least one of the high side switch or the low side switch to cycle between the high side state, the floating state, and the low side state.

6 . The transmitter of claim 1 , wherein:

the power amplifier comprises a matching network connected to the stages.

7 . The transmitter of claim 6 , wherein:

the matching network comprises a transformer.

8 . The transmitter of claim 1 , wherein:

the stages comprise a first subset of positive differential stages and a second subset of negative differential stages.

9 . A radio, comprising:

an antenna port;

a modem configured to generate a transmit signal;

a transmit-receive switch connected to the antenna port;

a receiver connected to the transmit-receive switch; and

a transmitter connected to the transmit-receive switch and comprising:

a power amplifier comprising stages and configured to amplify the transmit signal to generate an amplified signal with an output power according to a number of active stages, each stage comprising:

a tristate inverter comprising a high side switch and a low side switch connected to the high side switch at a drain node; and

a capacitor connected in series with the tristate inverter; and

a control unit configured to:

designate selected stages of the power amplifier as the active stages;

configure a tristate inverter of an active stage in a high side state for a first phase interval;

configure the tristate inverter of the active stage in a floating state for a second phase interval;

configure the tristate inverter of the active stage in a low side state for a third phase interval; and

configure the tristate inverter of the active stage in the floating state for a fourth phase interval; and

a processor configured to control the transmit-receive switch to toggle between a transmit mode, wherein the transmitter is connected to an antenna at the antenna port, and a receive mode, wherein the receiver is connected to the antenna.

10 . The radio of claim 9 , wherein:

the control unit is configured to start the second phase interval after a voltage at the drain node reaches zero.

11 . The radio of claim 9 , wherein:

the control unit is configured to end the fourth phase interval after a voltage at the drain node reaches a target voltage.

12 . The radio of claim 9 , wherein:

the control unit is configured to start the second phase interval after a predetermined phase interval.

13 . The radio of claim 9 , wherein:

the power amplifier comprises a matching network connected to the stages.

14 . The radio of claim 9 , wherein:

the stages comprise a first subset of positive differential stages and a second subset of negative differential stages.

15 . A method, comprising:

designating selected stages of a power amplifier as active stages, each active stage comprising:

a tristate inverter comprising a high side switch and a low side switch connected to the high side switch at a drain node; and

a capacitor connected in series with the tristate inverter;

enabling a high side switch of an active stage in a high side state;

enabling a low side switch of the active stage in a low side state; and

disabling the high side switch and the low side switch while in a floating state while transitioning from at least one of the high side state to the low side state or the low side state to the high side state.

16 . The method of claim 15 , wherein enabling the low side switch in the low side state comprises:

enabling the low side switch in the low side state after a voltage at the drain node reaches zero.

17 . The method of claim 15 , wherein enabling the high side switch in the high side state comprises:

enabling the high side switch in the high side state after a voltage at the drain node reaches a target voltage.

18 . The method of claim 15 , wherein enabling the high side switch in the high side state comprises:

enabling the high side switch in the high side state after a predetermined phase interval.

19 . The method of claim 15 , wherein enabling the low side switch in the low side state comprises:

enabling the low side switch in the low side state after a predetermined phase interval.

20 . The method of claim 15 , comprising:

cycling between the high side state, the floating state, and the low side state.

Assignments (4)
MERGER AND CHANGE OF NAME Recorded Oct 21, 2025
From: CYPRESS SEMICONDUCTOR CORPORATION; INFINEON TECHNOLOGIES AMERICAS CORP.
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 073140/0554 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED ON REEL 67666 FRAME 390. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECTIVE ASSIGNMENT. Recorded Jun 28, 2024
From: CHERNIAK, DMYTRO; PADOVAN, FABIO; PONTON, DAVIDE; SEEBACHER, DAVID
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 068101/0244 →
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECTIVE ASSIGNMENT TO CORRECT THE 3RD CONVEYING PARTY NAME PREVIOUSLY RECORDED ON REEL 065910 FRAME 0303. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. PREVIOUSLY RECORDED ON REEL 65910 FRAME 303. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jun 7, 2024
From: CHERNIAK, DMYTRO; PADOVAN, FABIO; PONTON, DAVIDE; SEEBACHER, DAVID
To: 2023P00860 US01
Reel/Frame 067666/0390 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 19, 2023
From: CHERNIAK, DMYTRO; PADOVAN, FABIO; PONTON, DAVID; SEEBACHER, DAVID
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 065910/0303 →