IP Library Granted Patent US 12,705,205
Granted Patent B2
US 12,705,205 · App. 18/529,035 · Granted Aug 11, 2026

Unified management framework for mediating access to a reconfigurable processor system

Inventors: Benjamin Glick (Palo Alto, CA); Neal Sanghvi (Palo Alto, CA); Shivam Raikundalia (Palo Alto, CA); Conrad Alexander Turlik (Palo Alto, CA); Arnav Goel (San Jose, CA); Sruthi Veeragandham (Palo Alto, CA); Juan Dominguez (Palo Alto, CA); Qi Zheng (Fremont, CA)
Assignee: SambaNova Systems, Inc.
G06F15/7871G06F11/3024
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,705,205
App. No.
18/529,035
Filed
Dec 5, 2023
Granted
Aug 11, 2026
Kind
B2
Art Unit
2197
USPC
718/102
Abstract

A unified management framework for mediating access to an entity that interacts with a reconfigurable processor is presented. Furthermore, a system is presented that includes a reconfigurable processor configured to execute a dataflow graph, an entity that provisions and deprovisions the dataflow graph on the reconfigurable processor and that controls execution of the dataflow graph on the reconfigurable processor, and a unified management framework for mediating access to the entity and to the reconfigurable processor. Moreover, a method of operating a unified management framework for mediating access to an entity that interacts with a reconfigurable processor is presented.

Claims (39)

1 . A unified management framework for mediating access to an entity that interacts with a reconfigurable processor, comprising:

a configuration tool that controls access to the entity for provisioning and deprovisioning of a dataflow graph on the reconfigurable processor;

an orchestration tool that controls access to the entity for controlling execution of the dataflow graph on the reconfigurable processor; and

a monitoring tool that controls access to the entity for monitoring the entity and the reconfigurable processor in connection with the execution of the dataflow graph on the reconfigurable processor.

2 . The unified management framework of claim 1 , wherein the monitoring tool further authorizes access to configuration information, settings information, and status information of the entity and/or of the reconfigurable processor.

3 . The unified management framework of claim 2 , wherein the monitoring tool further authorizes access to performance and utilization profiling data during the execution of the dataflow graph on the reconfigurable processor.

4 . The unified management framework of claim 1 , wherein the configuration tool provides read or write access to settings of the entity pertaining to the execution of the dataflow graph on the reconfigurable processor.

5 . The unified management framework of claim 1 , wherein the configuration tool further comprises:

an application programming interface (API) that provides access to predetermined components of the reconfigurable processor.

6 . The unified management framework of claim 5 , wherein the API provides access to at least one of predetermined data structures on the entity, predetermined memory on the reconfigurable processor, or predetermined registers of the reconfigurable processor for at least one of enabling design verification, enabling functional verification, marking diagnosed faults as cleared, or manually reporting faults or errors for diagnosis.

7 . The unified management framework of claim 1 , wherein the orchestration tool provides data related to the scheduling and reservation of resources on the reconfigurable processor.

8 . The unified management framework of claim 7 , wherein the data related to the scheduling and reservation of resources on the reconfigurable processor comprises at least one of data related to querying for hardware resources that are free to be used for the execution of the dataflow graph, data related to creating and deleting reservations of hardware resources for the execution of the dataflow graph, or data related to one of starting, stopping, or interrupting the execution of the dataflow graph on the reconfigurable processor.

9 . The unified management framework of claim 1 , wherein the unified management framework operates on a host and mediates access from virtual machines to the host.

10 . The unified management framework of claim 1 , wherein the entity comprises a runtime processor with a device driver, a platform service for managing a platform state, and a fault management framework for diagnosing faults that occur during the execution of the dataflow graph on the reconfigurable processor.

11 . A system comprising:

a reconfigurable processor configured to execute a dataflow graph;

an entity that provisions and deprovisions the dataflow graph on the reconfigurable processor and that controls execution of the dataflow graph on the reconfigurable processor; and

a unified management framework for mediating access to the entity and to the reconfigurable processor, comprising:

a configuration tool that controls access to the entity for provisioning and deprovisioning of the dataflow graph on the reconfigurable processor,

an orchestration tool that controls access to the entity for controlling the execution of the dataflow graph on the reconfigurable processor, and

a monitoring tool that controls access to the entity for monitoring the entity and the reconfigurable processor in connection with the execution of the dataflow graph on the reconfigurable processor.

12 . The system of claim 11 , further comprising:

an interface comprising an intermediate data representation between the unified management framework and the entity.

13 . The system of claim 11 , wherein the entity further comprises:

a fault management framework for diagnosing faults that occur during the execution of the dataflow graph on the reconfigurable processor, and wherein the configuration tool provides access via the fault management framework to at least one of predetermined data structures on the entity, predetermined memory on the reconfigurable processor, or predetermined registers of the reconfigurable processor for at least one of enabling design verification, enabling functional verification, marking diagnosed faults as cleared, or manually reporting faults or errors for diagnosis.

14 . The system of claim 11 , wherein the monitoring tool further authorizes access to configuration information, settings information, and status information of the entity and/or of the reconfigurable processor.

15 . The system of claim 11 , wherein the orchestration tool accesses the entity for at least one of querying for hardware resources that are free to be used for the execution of the dataflow graph, creating and deleting reservations of hardware resources for the execution of the dataflow graph, or starting the execution of the dataflow graph on the reconfigurable processor.

16 . A method of operating a unified management framework for mediating access to an entity that interacts with a reconfigurable processor, comprising:

with a configuration tool, controlling access to the entity for provisioning and deprovisioning of a dataflow graph on the reconfigurable processor;

with an orchestration tool, controlling access to the entity for controlling execution of the dataflow graph on the reconfigurable processor; and

with a monitoring tool, controlling access to the entity for monitoring the entity and the reconfigurable processor in connection with the execution of the dataflow graph on the reconfigurable processor.

17 . The method of claim 16 , further comprising:

with the monitoring tool, authorizing access to configuration information, settings information, and status information of the entity and/or of the reconfigurable processor.

18 . The method of claim 16 , further comprising:

with the configuration tool, providing read or write access to settings of the entity pertaining to the execution of the dataflow graph on the reconfigurable processor.

19 . The method of claim 18 , further comprising:

with the configuration tool, providing access to at least one of predetermined data structures on the entity, predetermined memory on the reconfigurable processor, or predetermined registers of the reconfigurable processor for at least one of enabling design verification, enabling functional verification, marking diagnosed faults as cleared, or manually reporting faults or errors for diagnosis.

20 . The method of claim 16 , further comprising:

with the orchestration tool, accessing the entity for at least one of querying for hardware resources that are free to be used for the execution of the dataflow graph, creating and deleting reservations of hardware resources for the execution of the dataflow graph, or starting the execution of the dataflow graph on the reconfigurable processor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 5, 2023
From: GLICK, BENJAMIN; SANGHVI, NEAL; RAIKUNDALIA, SHIVAM; TURLIK, CONRAD ALEXANDER; GOEL, ARNAV; VEERAGANDHAM, SRUTHI; DOMINGUEZ, JUAN; ZHENG, QI
To: SAMBANOVA SYSTEMS, INC.
Reel/Frame 065764/0850 →
Continuity (1)
Related Publication 20250181550A1 · Jun 5, 2025
References Cited (47)
US 10698853B1 · Grohoski et al. · 2020 [cited by applicant]
US 10768899B2 · Koeplinger et al. · 2020 [cited by applicant]
US 10831507B2 · Shah et al. · 2020 [cited by applicant]
US 11055141B2 · Prabhakar et al. · 2021 [cited by applicant]
US 11080227B2 · Koeplinger et al. · 2021 [cited by applicant]
US 11126574B1 · Prabhakar et al. · 2021 [cited by applicant]
US 11150872B2 · Wang et al. · 2021 [cited by applicant]
US 11182221B1 · Sivaramakrishnan et al. · 2021 [cited by applicant]
US 11182264B1 · Sivaramakrishnan et al. · 2021 [cited by applicant]
US 11188497B2 · Shah et al. · 2021 [cited by applicant]
US 11191182B1 · Wilson et al. · 2021 [cited by applicant]
US 11195080B1 · Nama et al. · 2021 [cited by applicant]
US 11200096B1 · Shenbagam et al. · 2021 [cited by applicant]
US 11204889B1 · Prabhakar et al. · 2021 [cited by applicant]
US 11227207B1 · Nama et al. · 2022 [cited by applicant]
US 11232360B1 · Nama et al. · 2022 [cited by applicant]
US 11237880B1 · Raumann et al. · 2022 [cited by applicant]
US 11237971B1 · Brown et al. · 2022 [cited by applicant]
US 11239846B1 · ur Rahman et al. · 2022 [cited by applicant]
US 11250061B1 · Nama et al. · 2022 [cited by applicant]
US 11250105B2 · Wang et al. · 2022 [cited by applicant]
US 11256987B1 · Terakanambi Sheshadri et al. · 2022 [cited by applicant]
US 11263170B1 · Nama et al. · 2022 [cited by applicant]
US 11290113B1 · ur Rahman et al. · 2022 [cited by applicant]
US 11290114B1 · ur Rahman et al. · 2022 [cited by applicant]
US 11323124B1 · ur Rahman et al. · 2022 [cited by applicant]
US 11327713B2 · Wang et al. · 2022 [cited by applicant]
US 11327717B2 · Wang et al. · 2022 [cited by applicant]
US 11327771B1 · Grohoski et al. · 2022 [cited by applicant]
US 11327923B2 · Wang et al. · 2022 [cited by applicant]
US 11328038B2 · Wang et al. · 2022 [cited by applicant]
US 11328209B1 · Terakanambi Sheshadri et al. · 2022 [cited by applicant]
US 11334109B1 · ur Rahman et al. · 2022 [cited by applicant]
US 11366783B1 · Prabhakar et al. · 2022 [cited by applicant]
US 11386038B2 · Prabhakar et al. · 2022 [cited by applicant]
US 11392740B2 · Raumann et al. · 2022 [cited by applicant]
US 11409540B1 · Grohoski et al. · 2022 [cited by applicant]
US 11410027B2 · Chen et al. · 2022 [cited by applicant]
US 11429349B1 · Oklobdzija et al. · 2022 [cited by applicant]
US 11487694B1 · Misra et al. · 2022 [cited by applicant]
US 11556494B1 · Grohoski et al. · 2023 [cited by applicant]
WO 2010142987A1 · 2010 [cited by applicant]
Koeplinger et al., Spatial: A Language and Compiler for Application Accelerators, PLDI '18, Jun. 18-22, 2018, Association for Computng Machinery, 16 pages. [cited by applicant]
List of Related Cases, dated Jun. 6, 2024, 2 pages. [cited by applicant]
M. Emani et al., Accelerating Scientific Applications With Sambanova Reconfigurable Dataflow Architecture, in Computing in Science & Engineering, vol. 23, No. 2, pp. 114-119, Mar. 26, 2021, [doi: 10.1109/ MCSE.2021.3057… [cited by applicant]
Podobas et al, A Survey on Coarse-Grained Reconfigurable Architectures From a Performance Perspective, IEEEAccess, vol. 2020.3012084, Jul. 27, 2020, 25 pages. [cited by applicant]
Prabhakar et al., Plasticine: A Reconfigurable Architecture for Parallel Patterns, ISCA, Jun. 24-28, 2017, 14 pages. [cited by applicant]