IP Library Granted Patent US 12,361,867
Granted Patent B2
US 12,361,867 · App. 18/537,819 · Granted Jul 15, 2025

Micro display pixel driver controller

Inventors: Jing Ju (Shanghai, CN); Hongyun Liu (Shanghai, CN); Chunming Li (Shanghai, CN)
Assignee: JADE BIRD DISPLAY (SHANGHAI) LIMITED
G09G3/32G09G3/2018G09G2300/0842G09G2310/027G09G2310/0272G09G2320/0626G09G2330/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,361,867
App. No.
18/537,819
Granted
Jul 15, 2025
Kind
B2
Abstract

A pixel driver controller includes a reference current source configured to supply a reference current, a current mirror source configured to provide a mirror current, a first current switch coupled to the current mirror source to receive the mirror current, a pixel display data memory configured to store pixel display data coupled to the first current switch, a second current switch coupled to the first current switch, and a controller coupled to the second current switch and configured to control a switch-on status of the second current switch.

Claims (40)

1. A pixel driver controller, comprising:

a reference current source configured to supply a reference current;

a current mirror source, coupled to receive the reference current, configured to provide a mirror current having a current value equal to a current value of the reference current;

a first current switch coupled to the current mirror source to receive the mirror current, the first current switch being further coupled to a light emitting diode (LED) device to control flow of the mirror current to the LED device;

a pixel display data memory coupled to the first current switch and configured to store pixel display data;

a second current switch coupled to the first current switch;

a power source coupled to the reference current source, the current mirror source, and the second current switch; and

a controller coupled to the second switch and configured to control at least one of a global brightness or a gray scale level of the LED device by controlling a switch-on status of the second current switch.

2. The pixel driver controller according to claim 1 , wherein the first current switch comprises a first set of one or more transistors and the second current switch comprises a second set of one or more transistors respectively coupled to the first set of one or more transistors; gates of the second set of one or more transistors are coupled to the controller; sources of the second set of one or more transistors are coupled to the power source; drains of the second set of one or more transistors are respectively coupled to gates of the first set of one or more transistors; sources of the first set of one or more transistors are coupled to the current mirror source; drains of the first set of one or more transistor are coupled to the LED device; and the pixel display data memory is coupled to the gates of the first set of one or more transistors.

3. The pixel driver controller according to claim 1 , wherein the controller is configured to control the gray scale level by controlling a switch-on time duration of the second current switch.

4. The pixel driver controller according to claim 1 , wherein the controller is configured to control the global brightness of the LED device by controlling a duty cycle of the second current switch.

5. The pixel driver controller according to claim 1 , further comprising a test circuit coupled to the LED device and the controller.

6. A display back plane system, comprising:

a power controller, and

a pixel driving controller array, wherein the pixel driving controller array comprises:

a reference current source configured to supply a reference current;

a current mirror source, coupled to receive the reference current, configured to provide a mirror current having a current value equal to a current value of the reference current;

a first current switch coupled to the current mirror source to receive the mirror current, the first current switch being further coupled to a light emitting diode (LED) device to control flow of the mirror current to the LED device;

a pixel display data memory coupled to the first current switch and configured to store pixel display data;

a second current switch coupled to the first current switch;

a power source coupled to the reference current source, the current mirror source, and the second current switch; and

a processing time controller coupled to the second switch and configured to control at least one of a global brightness or a gray scale level of the LED device by controlling a switch-on status of the second current switch.

7. The display back plane system according to claim 6 , wherein the first current switch comprises a first set of one or more transistors and the second current switch comprises a second set of one or more transistors respectively coupled to the first set of one or more transistors; gates of the second set of one or more transistors are coupled to the processing time controller; sources of the second set of one or more transistors are coupled to the power source; drains of the second set of one or more transistors are respectively coupled to gates of the first set of one or more transistors; sources of the first set of one or more transistors are coupled to the current mirror source; drains of the first set of one or more transistor are coupled to the LED device; and the pixel display data memory is coupled to the gates of the first set of one or more transistors.

8. The display back plane system according to claim 6 , wherein the processing time controller is configured to control the gray scale level by controlling a switch-on time duration of the second current switch.

9. The display back plane system according to claim 6 , wherein the processing time controller is configured to control the global brightness of the LED device by controlling a duty cycle of the second current switch.

10. The display back plane system according to claim 6 , further comprising a test circuit coupled to the LED device and the processing time controller.

11. The display back plane system according to claim 6 , further comprising at least one of a data interface, a row driver, or a sensor.

12. A display, comprising:

a light emitting diode (LED);

a reference current source configured to supply a reference current;

a current mirror source, coupled to receive the reference current, configured to provide a mirror current having a current value equal to a current value of the reference current;

a first current switch coupled to the current mirror source to receive the mirror current, the first current switch being further coupled to the LED device to control flow of the mirror current to the LED device;

a pixel display data memory coupled to the first current switch and configured to store pixel display data;

a second current switch coupled to the first current switch;

a power source coupled to the reference current source, the current mirror source, and the second current switch; and

a controller coupled to the second switch and configured to control at least one of a global brightness or a gray scale level of the LED device by controlling a switch-on status of the second current switch.

13. The display according to claim 12 , wherein the first current switch comprises a first set of one or more transistors and the second current switch comprises a second set of one or more transistors respectively coupled to the first set of one or more transistors; gates of the second set of one or more transistors are coupled to the controller; sources of the second set of one or more transistors are coupled to the power source; drains of the second set of one or more transistors are respectively coupled to gates of the first set of one or more transistors; sources of the first set of one or more transistors are coupled to the current mirror source; drains of the first set of one or more transistor are coupled to the LED device; and the pixel display data memory is coupled to the gates of the first set of one or more transistors.

14. The display according to claim 12 , wherein the controller is configured to control the gray scale level by controlling a switch-on time duration of the second current switch.

15. The display according to claim 12 , wherein the controller is configured to control the global brightness of the LED device by controlling a duty cycle of the second current switch.

16. The display according to claim 12 , further comprising a test circuit coupled to the LED device and the controller.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 9, 2026
From: JADE BIRD DISPLAY (SHANGHAI) LIMITED
To: HUE INC.
Reel/Frame 075373/0207 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 13, 2023
From: JU, JING; LIU, HONGYUN; LI, CHUNMING
To: JADE BIRD DISPLAY (SHANGHAI) LIMITED
Reel/Frame 065851/0431 →
Priority Claims (1)
WO PCT/CN2022/139657 · Dec 16, 2022 · international
Continuity (1)
Related Publication 20240203326A1 · Jun 20, 2024
References Cited (11)
US 20040061672A1 · Page et al. · 2004 [cited by applicant]
US 20180322827A1 · Zhang et al. · 2018 [cited by applicant]
CN 1540615A · 2004 [cited by applicant]
CN 107038994A · 2017 [cited by applicant]
CN 109920368A · 2019 [cited by applicant]
CN 109922572A · 2019 [cited by applicant]
CN 110322829A · 2019 [cited by applicant]
CN 113646827A · 2021 [cited by applicant]
CN 113707077A · 2021 [cited by applicant]
WO WO2006108277A1 · 2006 [cited by examiner]
International Search Report and Written Opinion in counterpart PCT Application No. PCT/CN2022/139657, dated Mar. 22, 2023. [cited by applicant]