IP Library Granted Patent US 12,592,627
Granted Patent B2
US 12,592,627 · App. 18/543,084 · Granted Mar 31, 2026

Systems and methods for power switch control for inverter for electric vehicle

Inventors: Vishal Shivaji Undre (Nuremberg, DE); Chetan Ugare (Nuremberg, DE); Andreas Apelsmeier (Pollenfeld, DE)
Assignee: BorgWarner US Technologies LLC
H02M1/0054B60L15/007B60L50/60H02M1/08H02P27/06B60L2210/40
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,592,627
App. No.
18/543,084
Granted
Mar 31, 2026
Kind
B2
Abstract

A method includes performing, by one or more controllers, operations including: receiving a pulse to control an operation of a power switch including a gate terminal; generating, based on the received pulse, a first signal to the gate terminal to increase a gate voltage level of the power switch at a first rate from an off-state gate voltage level to a first on-state gate voltage level in a first time period; and generating, based on the received pulse, a second signal to the gate terminal to increase the gate voltage level of the power switch at a second rate, less than the first rate, to a second on-state gate voltage level in a second time period subsequent to the first time period.

Claims (40)

1 . A method comprising performing, by one or more controllers, operations including:

receiving a pulse to control an operation of a power switch including a gate terminal;

generating, based on the received pulse, a first signal to the gate terminal to increase a gate voltage level of the power switch at a first rate from an off-state gate voltage level to a first on-state gate voltage level in a first time period;

generating, based on the received pulse, a second signal to the gate terminal to increase the gate voltage level of the power switch at a second rate, less than the first rate, to a second on-state gate voltage level in a second time period subsequent to the first time period, and

generating, based on the received pulse, a third signal to the gate terminal to decrease the gate voltage level of the power switch from the first on-state gate voltage level to a third on-state gate voltage level, lower than the first on-state gate voltage level, in a third time period subsequent to the first time period and preceding the second time period.

2 . The method of claim 1 , wherein the first rate is configured to cause the power switch to transition from the off-state gate voltage level to the first on-state gate voltage level in less than 1 μs.

3 . The method of claim 1 , wherein the second time period is subsequent to a settling of a ringing phase at the gate terminal of the power switch, wherein the ringing phase is caused by the generated first signal.

4 . The method of claim 1 , wherein the second rate is configured to cause the power switch to increase to the second on-state gate voltage level with reduced oscillations relative to oscillations of the gate voltage level of the power switch in the first time period.

5 . The method of claim 1 , wherein the second signal is configured to increase the gate voltage level of the power switch from the third on-state gate voltage level to the second on-state gate voltage level.

6 . The method of claim 1 , wherein the third signal is configured to cause the power switch to decrease to the third on-state gate voltage level to avoid an overshoot of the gate voltage level of the power switch above a maximum rated gate voltage level of the power switch.

7 . The method of claim 1 , wherein the operations further include:

generating, based on the received pulse, a fourth signal to the gate terminal to decrease the gate voltage level of the power switch from the second on-state gate voltage level to the off-state gate voltage level in a fourth time period subsequent to the second time period.

8 . The method of claim 1 , further comprising:

receiving DC power from a battery;

converting the DC power to AC power using the operation of the power switch; and

providing the AC power to a motor.

9 . The method of claim 8 , wherein:

the one or more controllers, the power switch, the battery, and the motor are provided as a system in an electric vehicle.

10 . A method comprising performing, by one or more controllers, operations including:

receiving a pulse to control an operation of a power switch;

generating, based on the received pulse, a first signal to the power switch to increase a gate voltage level of the power switch at a first rate from an off-state gate voltage level to a first on-state gate voltage level in a first time period,

generating, based on the received pulse, a second signal to the power switch to increase the gate voltage level of the power switch at a second rate, less than the first rate, to a second on-state gate voltage level in a second time period subsequent to the first time period, and

generating, based on the received pulse, a third signal to the power switch to decrease the gate voltage level of the power switch from the first on-state gate voltage level to a third on-state gate voltage level, lower than the first on-state gate voltage level, in a third time period subsequent to the first time period and preceding the second time period.

11 . The method of claim 10 , wherein:

the first rate is configured to cause the power switch to transition from the off-state gate voltage level to the first on-state gate voltage level in less than 1 μs, and

the second rate is configured to cause the power switch to increase to the second on-state gate voltage level with reduced oscillations relative to oscillations of the gate voltage level of the power switch in the first time period.

12 . The method of claim 10 , wherein the second time period is subsequent to a settled ringing phase of the power switch, wherein the ringing phase is caused by the generated first signal.

13 . The method of claim 10 , wherein the second signal is configured to increase the gate voltage level of the power switch from the third on-state gate voltage level to the second on-state gate voltage level.

14 . The method of claim 10 , wherein the third signal is configured to cause the power switch to decrease to the third on-state gate voltage level to avoid an overshoot of the gate voltage level of the power switch above a maximum rated gate voltage level of the power switch.

15 . The method of claim 10 , wherein the operations further include:

generating, based on the received pulse, a fourth signal to the power switch to decrease the gate voltage level of the power switch from the second on-state gate voltage level to the off-state gate voltage level in a fourth time period subsequent to the second time period.

16 . A method comprising performing, by one or more controllers, operations including:

receiving a pulse to control an operation of a power switch;

generating a gate signal based on the pulse;

generating, based on the received gate signal, a first signal to the power switch to increase a gate voltage level of the power switch at a first rate from an off-state gate voltage level to a first on-state gate voltage level in a first time period;

generating, based on the received gate signal, a second signal to the power switch to increase the gate voltage level of the power switch at a second rate, less than the first rate, to a second on-state gate voltage level in a second time period subsequent to the first time period, and

generating, based on the received gate signal, a third signal to the power switch to decrease the gate voltage level of the power switch from the first on-state gate voltage level to a third on-state gate voltage level, lower than the first on-state gate voltage level, in a third time period subsequent to the first time period and preceding the second time period.

17 . The method of claim 16 , wherein:

the first rate is configured to cause the power switch to transition from the off-state gate voltage level to the first on-state gate voltage level in less than 1 μs, and

the second rate is configured to cause the power switch to increase to the second on-state gate voltage level with reduced oscillations relative to oscillations of the gate voltage level of the power switch in the first time period.

Assignments (2)
CHANGE OF NAME Recorded Sep 18, 2024
From: DELPHI TECHNOLOGIES IP LIMITED
To: BORGWARNER US TECHNOLOGIES LLC
Reel/Frame 068987/0367 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 3, 2024
From: UNDRE, VISHAL SHIVAJI; UGARE, CHETAN; APELSMEIER, ANDREAS
To: DELPHI TECHNOLOGIES IP LIMITED
Reel/Frame 066007/0871 →
Continuity (1)
Related Publication 20250202336A1 · Jun 19, 2025
References Cited (10)
US 11277127B1 · Mantooth et al. · 2022 [cited by applicant]
US 20170274776A1 · Xu et al. · 2017 [cited by applicant]
US 20180062633A1 · Nomura et al. · 2018 [cited by applicant]
US 20190028096A1 · Lee · 2019 [cited by examiner]
US 20220109438A1 · Nakamura · 2022 [cited by examiner]
US 20220209658A1 · Bafna · 2022 [cited by examiner]
US 20230021657A1 · Akiyama · 2023 [cited by examiner]
H. C. P. Dymond, D. Liu, J. Wang, J. J. O. Dalton and B. H. Stark, “Multi-level active gate driver for SiC MOSFETs,” 2017 IEEE Energy Conversion Congress and Exposition (ECCE), Cincinnati, OH, USA, 2017, pp. 5107-5112, … [cited by applicant]
L. Wang, B. J. D. Vermulst, J. L. Duarte and H. Huisman, “Thermal Stress Reduction and Lifetime Improvement of Power Switches with Dynamic Gate Driving Strategy,” 2019 21st European Conference on Power Electronics and A… [cited by applicant]
Sukhatme Yash et al: “A simple reduced 1-15 order model for switching dynamics of Silicon Carbide MOSFET power module”, 2018 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), IEEE, D… [cited by applicant]