IP Library Granted Patent US 12,651,969
Granted Patent B2
US 12,651,969 · App. 18/550,163 · Granted Jun 9, 2026

Power conversion circuit of multi-phase power supply and multi-phase power supply and control method therefor

Inventors: Lei Tan (Beijing, CN); Xiang Yu (Beijing, CN); Junzhe Hao (Beijing, CN)
Assignee: SG MICRO CORP
H02M3/1584H02M1/0025H02M1/0845H02M3/157
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,651,969
App. No.
18/550,163
Granted
Jun 9, 2026
Kind
B2
Abstract

A power conversion circuit of a multi-phase power supply, a multi-phase power supply and a control method is provided. The power conversion circuit includes a PWM signal generating circuit, a driving circuit and a power circuit. The PWM signal generating circuit receives a counting code, generates a pulse width modulation signal when a count value characterized by the counting code is equal to their identification numbers, and controls on and off states of the switching transistor in the power circuit. Therefore, a plurality of phases of power conversion circuits in the multi-phase power supply may share one timing circuit to control on times of respective ones of the power conversion circuits, which is beneficial for reducing complexity and cost of the controller, and reducing circuit size and cost of the multi-phase power supply, and for implementation of a multi-phase power supply with higher phase numbers.

Claims (45)

1 . A power conversion circuit of a multi-phase power supply, wherein the multi-phase power supply comprises N-phases of power conversion circuits, where N is a positive integer greater than 1, wherein the power conversion circuit comprises:

a PWM signal generating circuit which receives a counting code and generates a pulse width modulation signal when the counting code meets a predetermined condition;

a driving circuit which converts the pulse width modulation signal into a switch driving signal; and

a power circuit which includes at least one switching transistor with on and off states being controlled by the switch driving signal to provide an output voltage of respective one of the N-phases in accordance with an input voltage,

wherein the predetermined condition is met when a count value represented by the counting code is equal to an identification number of the power conversion circuit,

wherein the counting code comprises a first counting code and a second counting code,

the PWM signal generating circuit is configured to generate an on signal when the first counting code meets the predetermined condition, which the on signal is used for determining an on time of the at least one switching transistor, and to generate an off signal when the second counting code meets the predetermined condition, which the off signal is used for determining an off time of the at least one switching transistor, and the pulse width modulation signal is obtained according to the on signal and the off signal.

2 . The power conversion circuit according to claim 1 , wherein the first counting code is generated in response to a first timing signal that characterizes a sequence change of the N-phases of power conversion circuits of the multi-phase power supply,

the second counting code is generated in response to a second timing signal which is delayed by a predetermined time with respect to the first timing signal.

3 . The power conversion circuit according to claim 2 , wherein the first counting code and the second counting code are changed at each clock edge of the first timing signal and the second timing signal, respectively, to repeatedly output N count values in sequence.

4 . The power conversion circuit according to claim 3 , wherein the N count values correspond to the identification numbers of the N-phases of power conversion circuits, respectively.

5 . The power conversion circuit according to claim 2 , wherein the second timing signal is generated in response to a phase difference between the on signal and the off signal of the power conversion circuit, a predetermined time offset, an error between the output voltage and the expected voltage of the multi-phase power supply, and/or variation in an input voltage of the multi-phase power supply.

6 . A multi-phase power supply comprising:

N-phases of power conversion circuits according to claim 1 , wherein N is a positive integer greater than 1; and

a multi-phase power supply controller which is configured to provide the counting code to the N-phases of power conversion circuits for controlling each of the N-phases of power conversion circuits to generate the output voltage according to the input voltage,

wherein each of the N-phases of power conversion circuits includes the power conversion circuit which has the identification number equal to the count value represented by the counting code.

7 . The multi-phase power supply according to claim 6 , wherein the counting code comprises a first counting code and a second counting code, and each of the N-phases of power conversion circuits is configured to generate an on signal in accordance with the first counting code and an off signal in accordance with the second counting code,

wherein the on signal is used for determining an on time of at least one switching transistor in each of the N-phases of power conversion circuits, and the off signal is used for determining an off time of at least one switching transistor in each of the N-phases of power conversion circuits.

8 . The multi-phase power supply according to claim 7 , wherein the multi-phase power supply controller comprises:

an on-timing control circuit for generating a first timing signal, wherein the first timing signal is used for characterizing a sequence change of the N-phases of power conversion circuits;

a first counter configured to perform counting in response to the first timing signal to generate the first counting code;

an off-timing control circuit for generating a second timing signal, wherein the second timing signal is delayed by a predetermined time with respect to the first timing signal; and

a second counter configured to perform counting in response to the second timing signal to generate the second counting code.

9 . The multi-phase power supply according to claim 8 , wherein the first counting code and the second counting code change at each clock edge of the first timing signal and the second timing signal, respectively, to repeatedly output N count values in sequence.

10 . The multi-phase power supply according to claim 9 , wherein the N count values correspond to identification numbers of the N-phases of power conversion circuits, respectively.

11 . The multi-phase power supply according to claim 8 , wherein the on-timing control circuit is implemented with a phase-locked oscillator.

12 . The multi-phase power supply according to claim 8 , wherein the off-timing control circuit is implemented with a phase-locked loop circuit, and comprises:

a frequency and phase detector for receiving the on signal and the off signal of each of the N-phases of power conversion circuits and obtaining a phase difference between the on signal and the off signal;

a delay control unit configured to generate a voltage control signal in response to the phase difference between the on signal and the off signal, a predetermined time offset, an error between an output voltage and an expected voltage of the multi-phase power supply, and/or variation in the input voltage of the multi-phase power supply; and

a voltage-controlled oscillator configured to generate the second timing signal in accordance with the voltage control signal.

13 . The multi-phase power supply according to claim 8 , wherein the multi-phase power supply controller further comprises:

a cross-cycle control circuit for receiving the first and second counting codes, providing a correction signal to the N-phases of power conversion circuits according to a delay between the first and second counting codes, the correction signal being used for avoiding that the delay overshoots to a previous voltage cycle or lags behind to a later voltage cycle.

14 . A control method for the multi-phase power supply comprising N-phases of power conversion circuits according to claim 1 , where N is a positive integer greater than 1, wherein the control method comprises:

generating a first timing signal for characterizing a sequence change of the N-phases of power conversion circuits;

generating a first counting code by performing counting in response to the first timing signal;

generating a second timing signal, the second timing signal being delayed by a predetermined time with respect to the first timing signal;

generating a second counting code by performing counting in response to the first timing signal; and

generating the output voltage in accordance with the input voltage in response to the first counting code and the second counting code in each of the N-phases of power conversion circuits, wherein each of the N-phases of power conversion circuits includes the power conversion circuit which has the identification number equal to the count value represented by the first counting code and the second counting code.

15 . The control method according to claim 14 , wherein the step of generating the output voltage in accordance with the input voltage in response to the first counting code and the second counting code in each of the N-phases of power conversion circuits comprises:

generating an on signal in accordance with the first counting code and generating an off signal in accordance with the second counting code in each of the N-phases of power conversion circuits, wherein the on signal is used for determining an on time of at least one switching transistor in each of the N-phases of power conversion circuits, and the off signal is used for determining an off time of the at least one switching transistor in each of the N-phases of power conversion circuits.

16 . The control method according to claim 14 , wherein the first counting code and the second counting code change at each clock edge of the first timing signal and the second timing signal, respectively, to repeatedly output N count values in sequence.

17 . The control method according to claim 16 , wherein the N count values correspond to identification numbers of the N-phases of power conversion circuits, respectively.

18 . The control method according to claim 14 , wherein the step of generating the second timing signal comprises:

generating the second timing signal in response to a phase difference between an on signal and an off signal of each of the N-phases of power conversion circuits, a predetermined time offset, an error between the output voltage and an expected voltage of the multi-phase power supply, and/or variation in the input voltage of the multi-phase power supply.

19 . The control method according to claim 14 , further comprising: providing a correction signal to the N-phases of power conversion circuits according to a delay between the first counting code and the second counting code, the correction signal being used for avoiding that the delay overshoots to a previous voltage cycle or lags behind to a later voltage cycle.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 12, 2023
From: TAN, LEI; YU, XIANG; HAO, JUNZHE
To: SG MICRO CORP
Reel/Frame 064872/0886 →
Priority Claims (1)
CN 202110383005.7 · Apr 9, 2021 · national
Continuity (1)
Related Publication 20240154531A1 · May 9, 2024
References Cited (52)
US 6222745B1 · Amaro et al. · 2001 [cited by applicant]
US 6246222B1 · Nilles et al. · 2001 [cited by applicant]
US 8400125B2 · Markowski · 2013 [cited by applicant]
US 8525500B1 · Martin · 2013 [cited by applicant]
US 8624567B2 · Popescu · 2014 [cited by applicant]
US 9007048B2 · Chen et al. · 2015 [cited by applicant]
US 9461544B2 · Nien et al. · 2016 [cited by applicant]
US 9843252B1 · Chang et al. · 2017 [cited by applicant]
US 10917015B2 · Trichy et al. · 2021 [cited by applicant]
US 11245323B2 · Sun · 2022 [cited by applicant]
US 11356023B2 · Jiang et al. · 2022 [cited by applicant]
US 11552546B2 · Sun · 2023 [cited by applicant]
US 11621640B2 · Huang et al. · 2023 [cited by applicant]
US 20040146101A1 · Pearce · 2004 [cited by applicant]
US 20100097041A1 · Ayukawa et al. · 2010 [cited by applicant]
US 20110022877A1 · Hopkins · 2011 [cited by applicant]
US 20110074378A1 · Markowski · 2011 [cited by applicant]
US 20110234191A1 · Yeon · 2011 [cited by examiner]
US 20120262136A1 · Nien et al. · 2012 [cited by applicant]
US 20130169254A1 · Popescu · 2013 [cited by applicant]
US 20140049240A1 · Chen et al. · 2014 [cited by applicant]
US 20190074770A1 · Trichy et al. · 2019 [cited by applicant]
US 20210028704A1 · Jiang et al. · 2021 [cited by applicant]
US 20210257998A1 · Fesler · 2021 [cited by examiner]
US 20210408890A1 · Sun · 2021 [cited by applicant]
US 20220060115A1 · Huang et al. · 2022 [cited by applicant]
US 20220077760A1 · Sun · 2022 [cited by applicant]
US 20230246549A1 · Davis-Marsh · 2023 [cited by examiner]
US 20250183802A1 · Hu · 2025 [cited by examiner]
CN 1599188A · 2005 [cited by applicant]
CN 102340244A · 2012 [cited by applicant]
CN 102647074A · 2012 [cited by applicant]
CN 102742134A · 2012 [cited by applicant]
CN 202565154U · 2012 [cited by applicant]
CN 103187857A · 2013 [cited by applicant]
CN 203387392U · 2014 [cited by applicant]
CN 103944377A · 2014 [cited by applicant]
CN 102751873B · 2015 [cited by applicant]
CN 107819395A · 2018 [cited by applicant]
CN 110445380A · 2019 [cited by applicant]
CN 110932524A · 2020 [cited by applicant]
CN 111247500A · 2020 [cited by applicant]
CN 111600464A · 2020 [cited by applicant]
CN 111934552A · 2020 [cited by applicant]
CN 112421953A · 2021 [cited by applicant]
DE 102008030527A1 · 2009 [cited by applicant]
JP 2018074719A · 2018 [cited by applicant]
International Search Report and Written Opinion for International Application No. PCT/CN2022/085787, dated Jun. 9, 2022, 8 pages. [cited by applicant]
First Office Action, including Search Report, for Chinese Patent Application No. 202110383005.7, dated Mar. 5, 2024, 23 pages. [cited by applicant]
Translation of Chinese Office Action for Chinese Patent Application No. 2021103830057, dated Nov. 6, 2024, 15 pages. [cited by applicant]
Zimnik, “Digital Power Control of Load Point Converter”, Texas Instruments, Electronic Design Applications, vol. 07, Jul. 1, 2009, 10 pages. [cited by applicant]
Wang et al., “Implementation of TLC549A/D conversion circuit on EDA experimental system”, Journal of Henan University of Science and Technology (Natural Science Edition), vol. 04, Dec. 30, 2002, 8 pages. [cited by applicant]