IP Library Granted Patent US 12,574,046
Granted Patent B2
US 12,574,046 · App. 18/609,686 · Granted Mar 10, 2026

Bus control for DC/DC converters

Inventors: Ignazio Cala′ (Syracuse, IT); Roberto Lanza (Catania, IT)
Assignee: STMicroelectronics International N.V.
H03M1/825H03M1/0607
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,574,046
App. No.
18/609,686
Granted
Mar 10, 2026
Kind
B2
Abstract

A converter system is disclosed. The converter system including a system controller; a plurality of circuit elements configured to operate in response to control signals from the system controller; a bus controller configured to transmit data to a communication bus; and a plurality of power converters, each including a digital to analog converter (DAC) configured to generate an analog voltage for one or more of the circuit elements based on a digital signal on the communication bus; a digital module configured to receive digital data from the bus controller on the communication bus; and an amplifier, configured to adjust an offset according to an offset compensation code received from the digital module.

Claims (47)

1 . A converter system, comprising:

a system controller;

a plurality of circuit elements configured to operate in response to control signals from the system controller;

a bus controller configured to transmit data to a communication bus; and

a plurality of power converters, each comprising:

a digital to analog converter (DAC) configured to generate an analog voltage for one or more of the circuit elements based on a digital signal on the communication bus;

a digital module configured to receive digital data from the bus controller on the communication bus; and

an amplifier configured to adjust an offset according to an offset compensation code received from the digital module.

2 . The converter system of claim 1 , wherein the amplifier comprises a plurality of current sources configured to affect the offset based on the offset compensation code.

3 . The converter system of claim 1 , wherein the bus controller is configured to transmit first and second digital words to the communication bus for the digital module of a first power converter, the second digital word causing an output of the amplifier of the first power converter to change, and wherein the digital module of the first power converter is configured to store the second digital word as a consequence of the output of the amplifier of the first power converter changing.

4 . The converter system of claim 1 , wherein the bus controller is configured to transmit a series of data words corresponding with a counting pattern to the communication bus for the digital module of a first power converter, the series of data words causing the DAC of the first power converter to generate an analog voltage ramp according to a clock signal.

5 . The converter system of claim 4 , wherein the clock signal is generated in response to a signal received at a power control input of the system controller.

6 . The converter system of claim 1 , wherein the bus controller is configured to transmit a series of data words to the communication bus for the digital module of a first power converter, wherein the digital module of the first power converter is configured to provide an indication to the bus controller regarding whether each data word of the series is equal to the offset compensation code.

7 . The converter system of claim 1 , wherein the bus controller is configured to transmit a data word to the communication bus for the digital module of a first power converter, wherein the digital module of the first power converter is configured to store the data word as the offset compensation code.

8 . A converter system, comprising:

a bus controller configured to transmit data to a communication bus; and

a plurality of power converters, each comprising:

a digital to analog converter (DAC) configured to generate an analog voltage based on a digital signal on the communication bus;

a digital module configured to receive digital data from the bus controller on the communication bus; and

an amplifier configured to adjust an offset according to an offset compensation code received from the digital module.

9 . The converter system of claim 8 , wherein the amplifier comprises a plurality of elements configured to affect the offset based on the offset compensation code.

10 . The converter system of claim 8 , wherein the bus controller is configured to transmit first and second digital words to the communication bus for the digital module of a first power converter, the second digital word causing an output of the amplifier of the first power converter to change, and wherein the digital module of the first power converter is configured to store the second digital word as a consequence of the output of the amplifier of the first power converter changing.

11 . The converter system of claim 8 , wherein the bus controller is configured to transmit a series of data words corresponding with a counting pattern to the communication bus for the digital module of a first power converter, the series of data words causing the DAC of the first power converter to generate an analog voltage ramp according to a clock signal.

12 . The converter system of claim 11 , further comprising:

first and second circuit elements configured to respectively receive first and second analog voltages from the first power converter and from a second power converter of the plurality of power converters; and

a system controller, configured to influence operation of the first and second circuit elements, wherein the clock signal is generated in response to a signal received at a power control input of the system controller.

13 . The converter system of claim 8 , wherein the bus controller is configured to transmit a series of data words to the communication bus for the digital module of a first power converter, wherein the digital module of the first power converter is configured to provide an indication to the bus controller regarding whether each data word of the series is equal to the offset compensation code.

14 . The converter system of claim 8 , wherein the bus controller is configured to transmit a data word to the communication bus for the digital module of a first power converter, wherein the digital module of the first power converter is configured to store the data word as the offset compensation code.

15 . A method of using a converter system, the method comprising:

causing a plurality of circuit elements to operate in response to control signals from a system controller;

transmitting data to a communication bus for a plurality of data converters connected to the communication bus; and

with each of a plurality of power converters:

generating an analog voltage for one or more of the circuit elements based on a digital signal on the communication bus; and

adjusting an offset of an amplifier according to an offset compensation code received from the communication bus.

16 . The method of claim 15 , further comprising:

transmitting first and second digital words to the communication bus for a first power converter, the second digital word causing an output of the amplifier of the first power converter to change; and

storing the second digital word as a consequence of the output of the amplifier of the first power converter changing.

17 . The method of claim 15 , further comprising:

transmitting a series of data words corresponding with a counting pattern to the communication bus for a first power converter; and

generating an analog voltage ramp based on the series of data words according to a clock signal.

18 . The method of claim 17 , further comprising generating the clock signal in response to a signal received at a power control input of the system controller.

19 . The method of claim 15 , further comprising:

transmitting a series of data words to the communication bus for a first power converter; and

providing an indication regarding whether each data word of the series is equal to the offset compensation code.

20 . The method of claim 15 , further comprising:

transmitting a data word to the communication bus for a digital module of a first power converter; and

with the digital module of the first power converter, storing the data word as the offset compensation code.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2024
From: STMICROELECTRONICS S.R.L.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 068434/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 21, 2024
From: CALA', IGNAZIO; LANZA, ROBERTO
To: STMICROELECTRONICS S.R.L.
Reel/Frame 066851/0945 →
Continuity (1)
Related Publication 20250300670A1 · Sep 25, 2025
References Cited (25)
US 5212484A · Hillis · 1993 [cited by examiner]
US 5714955A · Reay · 1998 [cited by examiner]
US 6549156B1 · Moser · 2003 [cited by examiner]
US 7002266B1 · Adkins et al. · 2006 [cited by applicant]
US 7129867B2 · Kim · 2006 [cited by examiner]
US 7271649B2 · Chiu · 2007 [cited by examiner]
US 7460049B2 · Kuo · 2008 [cited by applicant]
US 7639165B2 · Sutardja · 2009 [cited by examiner]
US 7683596B1 · Kaplish · 2010 [cited by applicant]
US 7756495B2 · Sumesaglam · 2010 [cited by examiner]
US 11398780B2 · Cho et al. · 2022 [cited by applicant]
US 20020194516A1 · Muratov et al. · 2002 [cited by applicant]
US 20060001558A1 · Kim · 2006 [cited by examiner]
US 20060077003A1 · Chiu · 2006 [cited by examiner]
US 20070072568A1 · Sumesaglam · 2007 [cited by examiner]
US 20090033534A1 · Kobayashi · 2009 [cited by examiner]
US 20090040079A1 · Sutardja · 2009 [cited by examiner]
US 20090189798A1 · Sasaki · 2009 [cited by examiner]
US 20120092198A1 · Ali · 2012 [cited by examiner]
US 20130113450A1 · Tang et al. · 2013 [cited by applicant]
US 20170141676A1 · Gerna · 2017 [cited by examiner]
US 20180367051A1 · Agamy et al. · 2018 [cited by applicant]
US 20190086633A1 · Kim · 2019 [cited by examiner]
US 20200228012A1 · Lynch · 2020 [cited by examiner]
US 20240288918A1 · Keiper, III · 2024 [cited by examiner]