IP Library Patent Application 18650902
Patent Application
App. No. 18/650,902

METHODS AND SYSTEMS FOR TREATMENT OF SUPERCONDUCTING CIRCUITS FOR QUANTUM COMPUTERS

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
18/650,902
Abstract

A system and method for treating a cavity comprises preparing a superconducting radio frequency (SRF) cavity for removal of a dielectric layer from on an inner surface of the SRF cavity, subjecting the SRF cavity to a heat treatment in order to remove the dielectric layer from the inner surface of the SRF cavity, and preventing the development of a new dielectric layer on the inner surface of the SRF cavity by preventing an interaction between the inner surface of the SRF cavity and atmospheric gasses.

Claims (36)

1 . A method comprising:

preparing a surface of a device for removal of a dielectric layer;

removing the dielectric layer from the surface of the device; and

reducing two-level-system (TLS) degradation of the device, wherein reducing TLS degradation of the device further comprises:

preventing development of a new dielectric layer on the surface of the device by preventing an interaction between the surface of the device and atmospheric gasses by adding a capping layer to the surface of the device.

2 . The method of claim 1 wherein removing the dielectric layer further comprises:

exposing the device to a heat treatment.

3 . The method of claim 2 wherein exposing the device to a heat treatment further comprises:

evacuating a chamber surrounding the device;

ramping the device to a temperature greater than 340 degrees Celsius;

baking the device for a prescribed time; and

ramping the temperature of the device down.

4 . The method of claim 3 wherein baking the device for a prescribed time comprises:

baking the device for at least one hour.

5 . The method of claim 1 further comprising:

depositing a film on the surface of the device.

6 . The method of claim 5 wherein the film comprises one of:

a niobium film;

a tantalum film; and

a rhenium film.

7 . The method of claim 1 wherein the capping layer exhibits minimal TLS degradation.

8 . The method of claim 1 wherein the device comprises a superconducting quantum circuit.

9 . The method of claim 1 wherein the surface of the device comprises at least one of:

a sapphire substrate; and

a silicon substrate.

10 . The method of claim 1 wherein the capping layer comprises at least one of:

Tantalum;

Gold;

Titanium;

Aluminum;

Rhenium;

titanium nitride;

platinum;

palladium;

silicon; and/or

germanium.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 30, 2024
From: FERMI RESEARCH ALLIANCE, LLC
To: FERMI FORWARD DISCOVERY GROUP, LLC
Reel/Frame 069795/0347 →
CONFIRMATORY LICENSE Recorded Jul 11, 2024
From: FERMI RESEARCH ALLIANCE, LLC
To: UNITED STATES DEPARTMENT OF ENERGY
Reel/Frame 067957/0622 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 30, 2024
From: ROMANENKO, ALEXANDER; POSEN, SAM; GRASSELLINO, ANNA; MURTHY, AKSHAY ARUN; BAL, MUSTAFA
To: FERMI RESEARCH ALLIANCE, LLC
Reel/Frame 067271/0163 →