IP Library Patent Application 18655605
Patent Application
App. No. 18/655,605

ELECTROCHEMICAL IMPEDANCE SPECTROSCOPY PHASE AND AMPLITUDE DETECTION OF A STIMULATED SYSTEM

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
18/655,605
Abstract

Systems, apparatuses, and methods for electrochemical impedance spectroscopy (EIS) for use with batteries, including for EIS phase and amplitude detection of a stimulated system are provided. A battery management system comprising EIS circuitry is electrically coupled to a battery. The EIS circuitry provides a stimulus signal to the battery to generate a response signal from the battery. A current signal and voltage signal are generated by the EIS circuitry based on the response signal from the battery. The EIS circuitry generates at least one output signal based on the current signal and the voltage signal, and an impedance is generated based on the at least one output signal.

Claims (51)

1 . A system comprising:

a battery;

a battery management system comprising EIS circuitry, wherein the battery management system is electrically coupled to the battery;

wherein the EIS circuitry comprising excitation circuitry configured to generate a stimulus signal;

wherein the EIS circuitry is configured to provide the stimulus signal to the battery and to receive a response signal from the battery based on the stimulus signal;

wherein the EIS circuitry further comprises a current sensing circuitry configured to generate a current signal based on the response signal;

wherein the EIS circuitry further comprises a voltage sensing circuitry configured to generate a voltage signal based on the stimulus signal and the response signal;

wherein the EIS circuitry further comprises a phase circuitry configured to generate a phase signal based on the current signal and the voltage signal;

wherein the EIS circuitry further comprises a current amplitude circuitry configured to generate a current amplitude signal based on the current signal;

wherein the EIS circuitry further comprises a voltage amplitude circuitry configured to generate a voltage amplitude signal based on the current signal;

wherein an EIS processor is configured to generate at least one output signal based on the phase signal, the current amplitude signal, and the voltage amplitude signal; and

wherein the battery management system is configured to generate a first impedance based on an EIS model and the at least one output signal.

2 . The system of claim 1 , wherein the voltage amplitude circuitry comprises a voltage peak-detector and the current amplitude circuitry comprises a current peak-detector.

3 . The system of claim 2 , wherein the phase circuitry comprises one of a phase shift detector, a phase detector, or a lock-in amplifier.

4 . The system of claim 1 , wherein the voltage amplitude circuitry comprises a voltage lock-in amplifier and the current amplitude circuitry comprises a current lock-in amplifier.

5 . The system of claim 4 , wherein the phase circuitry comprises one of a phase shift detector, a phase detector, or a lock-in amplifier.

6 . The system of claim 1 , wherein the at least one output signal comprises a first output signal of an output phase and a second output signal of an output amplitude.

7 . The system of claim 1 , wherein to generate a first impedance based on an EIS model and the at least one output signal the battery management system is configured to determine the first impedance from a look-up table.

8 . A battery management integrated circuit comprising:

a battery management processor;

a EIS circuitry comprising excitation circuitry configured to generate a stimulus signal;

wherein the EIS circuitry is configured to provide the stimulus signal to a battery and to receive a response signal from the battery based on the stimulus signal;

wherein the EIS circuitry further comprises a current sensing circuitry configured to generate a current signal based on the response signal;

wherein the EIS circuitry further comprises a voltage sensing circuitry configured to generate a voltage signal based on the stimulus signal and the response signal;

wherein the EIS circuitry further comprises a phase circuitry configured to generate a phase signal based on the current signal and the voltage signal;

wherein the EIS circuitry further comprises a current amplitude circuitry configured to generate a current amplitude signal based on the current signal;

wherein the EIS circuitry further comprises a voltage amplitude circuitry configured to generate a voltage amplitude signal based on the current signal;

wherein an EIS processor is configured to generate at least one output signal based on the phase signal, the current amplitude signal, and the voltage amplitude signal; and

wherein the battery management processor is configured to generate a first impedance based on an EIS model and the at least one output signal.

9 . The battery management integrated circuit of claim 8 , wherein the voltage amplitude circuitry comprises a voltage peak-detector and the current amplitude circuitry comprises a current peak-detector.

10 . The battery management integrated circuit of claim 9 , wherein the phase circuitry comprises one of a phase shift detector, a phase detector, or a lock-in amplifier.

11 . The battery management integrated circuit of claim 8 , wherein the voltage amplitude circuitry comprises a voltage lock-in amplifier and the current amplitude circuitry comprises a current lock-in amplifier.

12 . The battery management integrated circuit of claim 11 , wherein the phase circuitry comprises one of a phase shift detector, a phase detector, or a lock-in amplifier.

13 . The battery management integrated circuit of claim 8 , wherein the at least one output signal comprises a first output signal of an output phase and a second output signal of an output amplitude.

14 . The battery management integrated circuit of claim 8 , wherein to generate a first impedance based on an EIS model and the at least one output signal the battery management processor is configured to determine the first impedance from a look-up table.

15 . A method comprising:

generating, with an excitation circuitry, a stimulus signal;

transmitting the stimulus signal to a battery to generate a response signal;

receiving the response signal at a EIS circuitry;

generating, with the EIS circuitry, a current signal based on the response signal;

generating, with the EIS circuitry, a voltage signal based on the response signal and the stimulus signal;

generating, with a phase circuitry, a phase signal based on the current signal and the voltage signal;

generating, with a current amplitude circuitry, a current amplitude signal;

generating, with a voltage amplitude circuitry, a voltage amplitude signal;

generating at least one output signal based on the phase signal, the current amplitude signal, and the voltage amplitude signal; and

determining a first impedance based on an EIS model and the at least one output signal.

16 . The method of claim 15 , wherein the voltage amplitude circuitry comprises a voltage peak-detector and the current amplitude circuitry comprises a current peak-detector.

17 . The method of claim 16 , wherein the phase circuitry comprises one of a phase shift detector, a phase detector, or a lock-in amplifier.

18 . The method of claim 15 , wherein the voltage amplitude circuitry comprises a voltage lock-in amplifier and the current amplitude circuitry comprises a current lock-in amplifier.

19 . The method of claim 18 , wherein the phase circuitry comprises one of a phase shift detector, a phase detector, or a lock-in amplifier.

20 . The method of claim 15 , wherein the at least one output signal comprises a first output signal of an output phase and a second output signal of an output amplitude.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 17, 2024
From: STMICROELECTRONICS S.R.L.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 069180/0793 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 6, 2024
From: BONACCORSO, FILIPPO; BRANCIFORTE, MARCO MARIA; CANNA VACCIUOLO, SALVATORE; D'ANGELO, VITTORIO
To: STMICROELECTRONICS S.R.L.
Reel/Frame 067320/0485 →