IP Library Patent Application 18772363
Patent Application
App. No. 18/772,363

VOXEL-BASED ELECTROMAGNETIC-AWARE INTEGRATED CIRCUIT ROUTING

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
18/772,363
Abstract

A computer-implemented method for integrated circuit routing is described. The computer-implemented method comprising receiving a description of interconnected terminals of an integrated circuit with a wiring route electrically coupling the interconnected terminals and configuring a simulated environment defined via a plurality of voxels based on the description. The individual voxels included in the plurality of voxels each correspond to a spatial representation for a corresponding region of a layout associated with the integrated circuit. The computer-implemented method further includes determining local contributions of the individual voxels to a characteristic metric of the integrated circuit based on an electromagnetic simulation of the integrated circuit and revising the wiring route based on the local contributions of the individual voxels.

Claims (30)

1 . A computer-implemented method for integrated circuit routing, the computer-implemented method comprising:

configuring a simulated environment according to a wiring route, in which individual voxels of the simulated environment each correspond to a spatial representation for a corresponding region of a layout associated with an integrated circuit; and

revising the wiring route based on local contributions of the individual voxels in accordance with a characteristic metric of the integrated circuit, the characteristic metric being based on an electromagnetic simulation of the integrated circuit.

2 . The method of claim 1 , further comprising determining the local contributions of the individual voxels.

3 . The method of claim 1 , wherein:

one or more of the individual voxels each has a material parameter associated therewith; and

the electromagnetic simulation is based on the material parameter associated with the one or more of the individual voxels.

4 . The method of claim 1 , wherein the local contributions are calculated, at least in part, based on a material parameter of one or more of the individual voxels.

5 . The method of claim 1 , further comprising applying a penalty to the individual voxels to adjust the characteristic metric of the integrated circuit.

6 . The method of claim 5 , wherein the penalty influences a material parameter of the individual voxels.

7 . The method of claim 5 , further comprising determining recalculated local contributions of the individual voxels to the characteristic metric with a material parameter of the individual voxels affected by the penalty.

8 . The method of claim 1 , wherein the spatial representation corresponding to the individual voxels is three-dimensional.

9 . The method of claim 1 , wherein a first one of the individual voxels has a first volume, and a second one of the individual voxels has a second volume different than the first volume.

10 . The method of claim 1 , further comprising determining the characteristic metric based, at least in part, on the electromagnetic simulation.

11 . A processing system for integrated circuit routing, the processing system comprising:

a controller including a router module configured to:

configure a simulated environment according to a wiring route, in which individual voxels of the simulated environment each correspond to a spatial representation for a corresponding region of a layout associated with an integrated circuit; and

revise the wiring route based on local contributions of the individual voxels in accordance with a characteristic metric of the integrated circuit, the characteristic metric being based on an electromagnetic simulation of the integrated circuit.

12 . A computer-implemented method for generating integrated circuit layouts, the computer-implemented method comprising:

separating a plurality of terminals into different nets based on interconnections between individual terminals associated with an integrated circuit;

determining local contributions of individual voxels to a characteristic metric of the integrated circuit for instances of a simulated environment based on an electromagnetic simulation of the integrated circuit, wherein the individual voxels correspond to respective regions of a layout associated with the integrated circuit, and wherein each instance of the simulated environment is representative of a corresponding one of the different nets; and

generating wiring routes for the different nets based on the local contributions of the individual voxels.

13 . The method of claim 12 , wherein the characteristic metric is representative of at least one of a resistance, a capacitance, an admittance, an admittance density, an impedance, or an RC time constant associated with the integrated circuit.

14 . The method of claim 12 , wherein the individual voxels each include a parameter indicative of a property of the corresponding region.

15 . The method of claim 12 , further comprising applying a penalty to the individual voxels to adjust the characteristic metric.

16 . The method of claim 15 , further comprising determining recalculated local contributions of the individual voxels to the characteristic metric with a parameter of the individual voxels affected by the penalty.

17 . The method of claim 16 , further comprising revising the wiring routes based on the recalculated local contributions.

18 . The method of claim 12 , further comprising determining a convergence metric indicative of a presence of routing conflicts between different nets based on the wiring routes.

19 . The method of claim 18 , further comprising converging the wiring routes into a finalized layout of the integrated circuit when the convergence metric is below a convergence threshold.

20 . The method of claim 12 , further comprising determining whether the wiring routes are fabricable according to a manufacturing constraint associated with a fabricability of the wiring routes.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2025
From: X DEVELOPMENT LLC
To: GDM HOLDING LLC
Reel/Frame 071278/0178 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2024
From: APTE, RAJ; PAN, ZHIGANG; RUIC, DINO; BEHROOZI, CYRUS
To: X DEVELOPMENT LLC
Reel/Frame 067984/0556 →