IP Library Patent Application 18809905
Patent Application
App. No. 18/809,905

ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
18/809,905
Abstract

An electrostatic discharge protection circuit protects a first transistor. The circuit includes N diodes in series between conduction terminals of the first transistor. A second transistor and third transistor are connected in series between the conduction terminals of the first transistor. A control terminal of the third transistor is coupled to an anode of the N diodes. A first inverter couples the control terminals of the first and second transistors. A fourth transistor is connected in parallel with the first transistor. A control terminal of the fourth transistor is coupled to the junction point of the second and third transistors. A capacitor is arranged between the control terminal of the fourth transistor and a conduction terminal of the first transistor.

Claims (23)

1 . An electrostatic discharge protection circuit for a first transistor of a first type, comprising:

N diodes in series between a first conduction terminal of said first transistor and a second conduction terminal of said first transistor, N being an integer, wherein a turn-on voltage of the N diodes is greater, whatever the temperature, than a power supply voltage;

a second transistor of the first type in series with a third transistor of a second type different from the first type, wherein the second and third transistors are connected between the first conduction terminal of said first transistor and the second conduction terminal of said first transistor, wherein a control terminal of said third transistor is coupled to an anode of said N diodes;

a first inverter coupling a control terminal of said first transistor to a control terminal of said second transistor;

a fourth transistor in parallel with said first transistor, wherein a control terminal of said fourth transistor is coupled to a junction point of said second transistor and third transistor; and

a first capacitor arranged between the control terminal of said fourth transistor and the first conduction terminal of said first transistor.

2 . The circuit according to claim 1 , further comprising a first resistor coupling said anode of said N diodes and the first conduction terminal of said first transistor.

3 . The circuit according to claim 1 , wherein N is between ten and twenty.

4 . The circuit according to claim 3 , wherein N is equal to fourteen.

5 . The circuit according to claim 1 , further comprising a second resistor coupling said control terminal of said fourth transistor to said second conduction terminal of said first transistor.

6 . The circuit according to claim 5 , further comprising a fifth transistor coupled in series with said second resistor between said second conduction terminal of said first transistor and said control terminal of said fourth transistor.

7 . The circuit according to claim 1 , further comprising a second capacitor arranged in series with the first capacitor between said control terminal of said fourth transistor and said first conduction terminal of said first transistor.

8 . The circuit according to claim 1 , further comprising a first diode arranged between a junction node of said first capacitor and second capacitor and said second conduction terminal of said first transistor.

9 . The circuit according to claim 1 , further comprising a second diode arranged in parallel with said second resistor.

10 . The circuit according to claim 1 , wherein said second conduction terminal of said first transistor is configured to receive a reference voltage.

11 . The circuit according to claim 10 , wherein the reference voltage is the ground.

12 . The circuit according to claim 10 , wherein the first conduction terminal of said first transistor is configured as an output node.

13 . The circuit according to claim 1 , wherein said first, second, third, fourth transistors are transistors of same technology.

14 . The circuit according to claim 13 , further comprising a fifth transistor coupling said second resistor to said second conduction terminal of said first transistor, and wherein the fifth transistor is of same technology as said first, second, third, fourth transistors.

15 . The circuit according to claim 13 , wherein said first, second, third, fourth transistors are drift MOS transistors.

16 . An electronic device, comprising:

said first transistor; and

the electrostatic discharge protection circuit according to claim 1 .

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 7, 2024
From: STMICROELECTRONICS (GRENOBLE 2) SAS
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 069186/0895 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 7, 2024
From: STMICROELECTRONICS FRANCE
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 069186/0967 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 20, 2024
From: GALY, PHILIPPE
To: STMICROELECTRONICS FRANCE
Reel/Frame 068343/0194 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 20, 2024
From: PONTAROLLO, SERGE
To: STMICROELECTRONICS (GRENOBLE 2) SAS
Reel/Frame 068343/0264 →