IP Library Granted Patent US 12,615,311
Granted Patent B2
US 12,615,311 · App. 18/814,132 · Granted Apr 28, 2026

Network architecture, corresponding vehicle and method

Inventors: Giampiero Borgonovo (Giussano, IT); Lorenzo Re Fiorentin (Oulx, IT)
Assignee: STMicroelectronics International N.V.
H04L67/12G06F9/45558G06F2009/45595
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,615,311
App. No.
18/814,132
Granted
Apr 28, 2026
Kind
B2
Abstract

The bandwidth of SOC interfaces is exploited while minimizing the number of physical ports via a networking accelerator for use on board a vehicle, for instance, that comprises: media access control (MAC) controller circuitry configured to provide a MAC port layer to control exchange of information, wherein the exchange of information comprises data flow transmission to virtual machine ports (VMPs) over a data link; virtual machine transmission (VM Tx) bridge circuitry configured to handle transmission data flow to the VMPs; transmission router/switch circuitry configured to route/switch data flow from the MAC controller circuitry to the VM Tx bridge circuitry; and queue handler circuitry configured to provide queue management for data flow between the MAC controller circuitry and the VM Tx bridge circuitry. The VM Tx bridge circuitry comprises virtual destination address circuitry configured to implement router/switch virtualization in the transmission router/switch circuitry with a virtual machine transmission descriptor based on a combination of a virtual machine port (VMP) tag indicative of a physical resource in the queue handler circuitry selectable for data flow transmission, and a virtual machine extended identifier (VMEID).

Claims (38)

1 . A system, comprising:

media access control (MAC) controller circuitry configured to provide a MAC port layer to control exchange of information, wherein the exchange of information comprises data flow transmission to virtual machine ports (VMPs) over a data link;

transmission router/switch circuitry configured to route or switch data flow from the MAC controller circuitry to a VM Tx bridge circuitry;

queue handler circuitry configured to provide queue management for data flow between the MAC controller circuitry and the VM Tx bridge circuitry, wherein the transmission router/switch circuitry is coupled between the MAC controller circuitry and the queue handler circuitry; and

the VM Tx bridge circuitry configured to handle transmission data flow to the VMPs, wherein the VM Tx bridge circuitry comprises virtual destination address circuitry configured to implement virtualization of router or switch in the transmission router/switch circuitry with a virtual machine transmission descriptor that is based on a combination of (a) a virtual machine port (VMP) tag indicative of a physical resource in the queue handler circuitry selectable for data flow transmission, and (b) a virtual machine extended identifier (VMEID).

2 . The system of claim 1 , wherein the system is configured to implement data flow transmission to a virtual machine port with data flow from the transmission router/switch circuitry to the queue handler circuitry and from the queue handler circuitry to the VM Tx bridge circuitry with the virtual destination address circuitry in the VM Tx bridge circuitry configured to:

detect both the VMP tag and the VMEID;

implement the virtualization of router or switch in the transmission router/switch circuitry via the virtual machine transmission descriptor based on the combination of the VMP tag and the VMEID; and

select a physical resource in the queue handler circuitry based on the VMP tag.

3 . The system of claim 1 , wherein the virtual machine transmission descriptor is linked to the VMP tag and the VMEID as entry in a routing table or forwarding database.

4 . The system of claim 1 , wherein the system is configured to implement data flow transmission with data flow from a virtual machine reception (VMB Rx) bridge to reception router/switch circuitry based on a virtual machine reception descriptor homologous to the virtual machine transmission descriptor, the virtual machine reception descriptor being selected, via software, by a virtual machine (VM) core.

5 . The system of claim 4 , wherein the system is configured to implement data flow transmission both to and from virtual machine ports by:

implementing data flow transmission with data flow from the transmission router/switch transmission circuitry to the VM Tx bridge circuitry based on the virtual machine transmission descriptor obtained from a routing table or forwarding database; and

implementing data flow transmission with data flow from the VM Rx bridge to the reception router/switch circuitry based on the virtual machine reception descriptor selected by the VM core.

6 . The system of claim 1 , comprising a memory, wherein the system is configured to perform at least one of:

writing data into the memory via data flow to the VMPs; and/or

reading data from the memory via data flow from the VMPs.

7 . A vehicle equipped with an on-board communication network, wherein the network comprises a system according to claim 1 to provide MAC/router/switch/gateway circuitry for the on-board communication network.

8 . A method, comprising:

controlling exchange of information comprising data flow transmission to virtual machine ports (VMPs) over a data link via media access control (MAC) controller circuitry to provide a MAC port layer;

handling transmission data flow to the VMPs via virtual machine transmission (VM Tx) bridge circuitry;

routing or switching data flow from the MAC controller circuitry to the VM Tx bridge circuitry via transmission router/switch circuitry;

providing queue management for data flow between the MAC controller circuitry and the VM Tx bridge circuitry via queue handler circuitry, wherein the transmission router/switch circuitry is coupled between the MAC controller circuitry and the queue handler circuitry; and

implementing virtualization of router or switch in the transmission router/switch circuitry via virtual destination address circuitry in the VM Tx bridge circuitry with a virtual machine transmission descriptor that is based on a combination of (a) a virtual machine port (VMP) tag indicative of a physical resource in the queue handler circuitry selectable for data flow transmission, and (b) a virtual machine extended identifier (VMEID).

9 . The method of claim 8 , comprising implementing data flow transmission with data flow from a virtual machine reception (VMB Rx) bridge to reception router/switch circuitry based on a virtual machine reception descriptor homologous to the virtual machine transmission descriptor, the virtual machine reception descriptor being selected by a virtual machine (VM) core.

10 . The method of claim 9 , comprising implementing data flow transmission both to and from virtual machine ports by:

implementing data flow transmission with data flow from the transmission router/switch transmission circuitry to the VM Tx bridge circuitry based on the virtual machine transmission descriptor obtained from a routing table or forwarding database; and

implementing data flow transmission with data flow from the virtual machine reception VM Rx bridge to the reception router/switch circuitry based on the virtual machine reception descriptor selected by the VM core.

11 . A collection of non-transitory computer-readable media storing contents that, when executed by one or more processors, cause a method to be performed, the method comprising:

controlling exchange of information comprising data flow transmission to virtual machine ports (VMPs) over a data link via media access control (MAC) controller circuitry to provide a MAC port layer;

handling transmission data flow to the VMPs via virtual machine transmission (VM Tx) bridge circuitry;

routing or switching data flow from the MAC controller circuitry to the VM Tx bridge circuitry via transmission router/switch circuitry;

providing queue management for data flow between the MAC controller circuitry and the VM Tx bridge circuitry via queue handler circuitry, wherein the transmission router/switch circuitry is coupled between the MAC controller circuitry and the queue handler circuitry; and

implementing virtualization of router or switch in the transmission router/switch circuitry via virtual destination address circuitry in the VM Tx bridge circuitry with a virtual machine transmission descriptor that is based on a combination of (a) a virtual machine port (VMP) tag indicative of a physical resource in the queue handler circuitry selectable for data flow transmission, and (b) a virtual machine extended identifier (VMEID).

12 . The collection of non-transitory computer-readable media of claim 11 , wherein the method comprises implementing data flow transmission with data flow from a virtual machine reception (VMB Rx) bridge to reception router/switch circuitry based on a virtual machine reception descriptor homologous to the virtual machine transmission descriptor, the virtual machine reception descriptor being selected by a virtual machine (VM) core.

13 . The collection of non-transitory computer-readable media of claim 12 , wherein the method comprises implementing data flow transmission both to and from virtual machine ports by:

implementing data flow transmission with data flow from the transmission router/switch transmission circuitry to the VM Tx bridge circuitry based on the virtual machine transmission descriptor obtained from a routing table or forwarding database; and

implementing data flow transmission with data flow from the virtual machine reception VM Rx bridge to the reception router/switch circuitry based on the virtual machine reception descriptor selected by the VM core.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 17, 2024
From: STMICROELECTRONICS S.R.L.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 069180/0793 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2024
From: BORGONOVO, GIAMPIERO; RE FIORENTIN, LORENZO
To: STMICROELECTRONICS S.R.L.
Reel/Frame 068553/0101 →
Priority Claims (1)
IT 102023000018294 · Sep 6, 2023 · national
Continuity (1)
Related Publication 20250080611A1 · Mar 6, 2025
References Cited (15)
US 9294396B2 · Sundaram · 2016 [cited by examiner]
US 10341263B2 · Zou · 2019 [cited by examiner]
US 20140269710A1 · Sundaram · 2014 [cited by examiner]
US 20150163072A1 · Kalkunte · 2015 [cited by examiner]
US 20160314057A1 · De Oliveira · 2016 [cited by examiner]
US 20160315879A1 · Morris · 2016 [cited by examiner]
US 20170118042A1 · Bhattacharya · 2017 [cited by examiner]
US 20180357108A1 · Mullender · 2018 [cited by examiner]
US 20200228467A1 · Louzoun · 2020 [cited by examiner]
US 20200278935A1 · Borikar · 2020 [cited by examiner]
US 20220066811A1 · Zhao · 2022 [cited by examiner]
US 20240095057A1 · Borgonovo et al. · 2024 [cited by applicant]
US 20250045083A1 · Karp · 2025 [cited by examiner]
EP 2567512B1 · 2016 [cited by applicant]
“Zynq-7000—All Progammable SoC,” Technical Reference Manual, XILINX, Feb. 23, 2015, 1863 pages. [cited by applicant]