LOW-POWER STATIC RANDOM ACCESS MEMORY
A low-power static random access memory (SRAM) is set forth which includes a cache memory function without requiring a special bit cell, and which realizes robust read and write operation without any write assist circuit at 16 nm or below FinFET technology. The SRAM comprises a half-Vdd precharge 6T SRAM cell array for robust operation at low supply voltage at 16 nm or below, and with cacheable dynamic flip-flop based differential amplifier referred to as a main amplifier (MA). Prior art 6T SRAM cell arrays use Vdd or Vdd-Vth precharge schemes, and have separate read and write amplifiers. The SRAM set forth uses one main amplifier only, which is connected to the bit line (BL) through a transmission gate. The main amplifiers functions as a read amplifier, write amplifier, and a cache memory.
1 . (canceled)
2 . (canceled)
3 . (canceled)
4 . (canceled)
5 . (canceled)
6 . (canceled)
7 . (canceled)
8 . (canceled)
9 . (canceled)
10 . (canceled)
11 . (canceled)
12 . (canceled)
13 . (canceled)
14 . (canceled)
15 . (canceled)
16 . (canceled)
17 . A circuit for generating a half Vdd voltage from a main on-chip supply voltage Vdd/Vss consisting of series connected transistors M 1 and M 2 in parallel with series connected transistors M 3 and M 4 , connected between Vdd and Vss, with the half Vdd voltage output from a node connecting transistors M 1 , M 2 , M 3 and M 4 , wherein transistors M 1 and M 3 function as a self-biased inverter and transistors M 2 and M 4 function as current sensing transistors.