IP Library Granted Patent US 12,663,580
Granted Patent B1
US 12,663,580 · App. 19/301,869 · Granted Jun 23, 2026

Semiconductor devices with photonic interconnect platforms

Inventors: David Lazovsky (Los Gatos, CA); Martinus Bos (San Jose, CA); Philip Winterbottom (San Jose, CA); Subal Sahni (La Jolla, CA)
Assignee: Sicily Merger Sub II, Inc.
G02B6/12004G02B6/1228
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,663,580
App. No.
19/301,869
Granted
Jun 23, 2026
Kind
B1
Abstract

A device is disclosed that features a hybrid electro-photonic integrated circuit devices that include an electronic circuit layer mounted on a photonic circuit layer. In one aspect, a device includes a photonic circuit layer including a first surface, a second surface opposite the first surface, and photonic circuit portions tiled together to provide the photonic circuit layer. The photonic circuit layer includes electro-optical transceivers, one or more optical couplers, and waveguides. The waveguides include boundary-crossing waveguides that each extend across a boundary between adjacent photonic circuit portions. Each boundary-crossing waveguide includes an optical connection at the boundary. The optical connection has a width larger than a width of the waveguide away from the boundary. A first photonic circuit layer portion includes first and second electro-optical transceivers and first and second waveguides.

Claims (38)

1 . A device comprising:

a photonic circuit layer comprising a top surface, a bottom surface opposite the top surface, and a plurality of photonic circuit portions tiled together to provide the photonic circuit layer, the photonic circuit layer comprising optical portions of a plurality of electro-optical transceivers, one or more optical couplers, and a plurality of waveguides, wherein the waveguides comprise boundary-crossing waveguides that each extend across a boundary between adjacent photonic circuit portions, wherein each boundary-crossing waveguide comprises an optical connection at the boundary, and the optical connection has a width larger than a width of the waveguide away from the boundary, wherein a first photonic circuit layer portion comprises first and second electro-optical transceivers and first and second waveguides, and wherein the first waveguide connects the first electro-optical transceiver to an optical coupler of the one or more optical couplers and the second waveguide is a boundary-crossing waveguide that connects the second electro-optical transceiver to a corresponding electro-optical transceiver of a second photonic circuit layer portion different from the first photonic circuit layer portion, wherein each photonic circuit layer portion is a photonic integrated circuit (PIC); and

an electronic circuit layer coupled to the top surface of the photonic circuit layer and comprising electrical integrated circuits (EICs), each EIC comprising an electrical portion of at least one of the electro-optical transceivers such that, when the EIC is coupled to the top surface of the photonic circuit layer, the electrical portion and a corresponding optical portion of the at least one electro-optical transceiver of the photonic circuit layer are interconnected by electrical connections.

2 . The device of claim 1 , wherein each photonic circuit portion has a width and length that does not exceed a width and length of a reticle used to manufacture each photonic circuit portion, and wherein the photonic circuit layer has at least one of (i) a length that is greater than a length of the reticle or a (ii) width that is greater than a width of the reticle.

3 . The device of claim 2 , wherein each EIC has a width and length that does not exceed a width and length of the reticle used to manufacture each photonic circuit portion.

4 . The device of claim 1 , wherein the optical connections comprise optical stiches created during manufacturing of the photonic circuit layer.

5 . The device of claim 1 , wherein the optical connections are created by aligning adjacent photonic circuit portions.

6 . The device of claim 1 , wherein at least one waveguide optically couples a first electro-optical transceiver of a first photonic circuit portion of the adjacent photonic circuit portions with a second electro-optical transceiver of a second photonic circuit portion of the adjacent photonic circuit portion such that light can travel between the first and second electro-optical transceivers.

7 . The device of claim 6 , wherein the at least one waveguide optically couples a transmitter portion of the first electro-optical transceiver to a receiver portion of the second electro-optical transceiver.

8 . The device of claim 7 , wherein:

the transmitter portion of the first electro-optical transceiver comprises analog mixed signal (AMS) block comprising an optical driver and a transimpedance amplifier; and

the receiver portion of the second electro-optical transceiver comprises an optical modulator and a photodetector.

9 . The device of claim 8 , wherein:

the optical driver is electrically connected to the optical modulator via an electrical interconnect having a length that is 200 micrometers or less; and

the transimpedance amplifier is electrically connected to the photodetector via an electrical interconnect having a length that is 200 micrometers or less.

10 . The device of claim 1 , wherein the optical connection comprises:

first tapers in a first portion of at least one waveguide in a first photonic circuit portion of the adjacent photonic circuit portions, wherein the first tapers extend at an angle from a portion of the at least one waveguide located away from the boundary in the first photonic circuit portion towards the boundary; and

second tapers in a second portion of the at least one waveguide in a first photonic circuit portion of the adjacent photonic circuit portions and second tapers, wherein the second tapers extend at an angle from a portion of the at least one waveguide located away from the boundary in the second photonic circuit portion towards the boundary.

11 . The device of claim 10 , wherein the optical connection is created using reticle masks comprising:

a first mask comprising a first waveguide portion, a first optical stitch portion, and first tapers that extend from the first waveguide portion to first stitch segments of the first optical stitch portion at respective first angles such that the first optical stitch portion is wider than the first waveguide portion; and

a second mask comprising a second waveguide portion, a second optical stitch portion, and second tapers that extend from the second waveguide portion to second stitch segments of t at respective second angles such that the second optical stitch portion is wider than the second waveguide portion.

12 . The device of claim 10 , wherein the optical connection is created using reticle masks comprising:

a first mask comprising a first waveguide portion and first tapers that extend from the first waveguide portion at respective first angles; and

a second mask comprising a second waveguide portion and second tapers that extend from the first waveguide portion at respective second angles,

wherein the first tapers extend past a reticle boundary between the first and second masks and the second tapers extend past the reticle boundary between the first and second masks.

13 . The device of claim 1 , wherein a first photonic circuit portion of the plurality of photonic circuit portions comprises a first optical coupler configured to connect to an optical interface that can move light into a fiber when exiting the first photonic circuit portion or into a waveguide when entering the first photonic circuit portion.

14 . The device of claim 13 , wherein one or more waveguides of the plurality of waveguides optically couple the optical coupler to at least one electro-optical transceiver located in the first photonic circuit portion.

15 . The device of claim 13 , wherein the optical coupler is attached to the top surface of the photonic circuit layer.

16 . The device of claim 13 , wherein the optical coupler is attached to the bottom surface of the photonic circuit layer.

17 . The device of claim 1 , wherein the device implements a network switch.

18 . The device of claim 17 , wherein at least one EIC of the one or more EICs comprises at least one of (i) memory, (ii) memory controllers, (iii) electrical interfaces, (iv) physical layers, or (v) a copper-based connection device.

19 . The device of claim 17 , wherein at least one EIC of the one or more EICs comprises or more processing elements.

20 . The device of claim 1 , comprising a switching device that selectively electrically couples a first EIC of the EICs to a second EIC of the EICs.

21 . The device of claim 20 , wherein the switching device comprises a crossbar switch.

22 . The device of claim 1 , wherein a first photonic circuit layer portion comprises a third second waveguide is a boundary-crossing waveguide that connects the optical coupler of the one or more optical couplers to the second electro-optical transceiver.

23 . The device of claim 1 , wherein the photonic circuit layer comprises one or more memory nodes.

24 . The device of claim 23 , wherein the one or more memory nodes comprises a plurality of memory nodes arranged along an outer perimeter of the photonic circuit layer that is not covered by the electronic circuit layer.

25 . The device of claim 23 , wherein the electronic circuit layer comprises at least one memory physical layer (PHY) that interfaces with the one or more memory nodes.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Feb 13, 2026
From: CELESTIAL AI INC.; SICILY MERGER SUB II, INC.
To: SICILY MERGER SUB II, INC.
Reel/Frame 074567/0245 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 29, 2026
From: LAZOVSKY, DAVID; BOS, MARTINUS; WINTERBOTTOM, PHILIP; SAHNI, SUBAL
To: CELESTIAL AI INC.
Reel/Frame 073625/0965 →
Continuity (1)
Provisional Application 63783899 · Apr 4, 2025
References Cited (70)
US 7079716B2 · McIntyre · 2006 [cited by examiner]
US 11509397B2 · Ma et al. · 2022 [cited by applicant]
US 11817903B2 · Pleros et al. · 2023 [cited by applicant]
US 11835777B2 · Winterbottom et al. · 2023 [cited by applicant]
US 12164161B1 · Winterbottom et al. · 2024 [cited by applicant]
US 12189198B1 · Aggarwal et al. · 2025 [cited by applicant]
US 12191257B2 · Aggarwal · 2025 [cited by applicant]
US 12197023B1 · Aggarwal et al. · 2025 [cited by applicant]
US 12216318B2 · Winterbottom et al. · 2025 [cited by applicant]
US 12217056B2 · Aggarwal et al. · 2025 [cited by applicant]
US 12259575B2 · Winterbottom et al. · 2025 [cited by applicant]
US 12271595B2 · Lazovsky et al. · 2025 [cited by applicant]
US 12298608B1 · Winterbottom et al. · 2025 [cited by applicant]
US 12339492B2 · Bos et al. · 2025 [cited by applicant]
US 12431689B2 · Yang · 2025 [cited by applicant]
US 20020039464A1 · Yoshimura · 2002 [cited by examiner]
US 20130230274A1 · Fish · 2013 [cited by examiner]
US 20170195064A1 · Chang · 2017 [cited by examiner]
US 20190033542A1 · Epitaux · 2019 [cited by examiner]
US 20220012582A1 · Pleros et al. · 2022 [cited by applicant]
US 20220244458A1 · Koch · 2022 [cited by examiner]
US 20220404544A1 · Winterbottom et al. · 2022 [cited by applicant]
US 20220405056A1 · Winterbottom et al. · 2022 [cited by applicant]
US 20220405566A1 · Winterbottom et al. · 2022 [cited by applicant]
US 20230104033A1 · Pleros et al. · 2023 [cited by applicant]
US 20230296838A1 · Lazovsky et al. · 2023 [cited by applicant]
US 20230418010A1 · Winterbottom et al. · 2023 [cited by applicant]
US 20240013041A1 · Pleros et al. · 2024 [cited by applicant]
US 20240038657A1 · Aggarwal et al. · 2024 [cited by applicant]
US 20240038694A1 · Aggarwal et al. · 2024 [cited by applicant]
US 20240038695A1 · Aggarwal et al. · 2024 [cited by applicant]
US 20240056704A1 · Kartawira · 2024 [cited by examiner]
US 20240145328A1 · Sahni · 2024 [cited by applicant]
US 20240166910A1 · Norwood · 2024 [cited by examiner]
US 20240176069A1 · Li · 2024 [cited by applicant]
US 20240176169A1 · Sahni et al. · 2024 [cited by applicant]
US 20240194806A1 · Badcock et al. · 2024 [cited by applicant]
US 20240219664A1 · Winterbottom et al. · 2024 [cited by applicant]
US 20240272392A1 · Winterbottom et al. · 2024 [cited by applicant]
US 20240272393A1 · Winterbottom et al. · 2024 [cited by applicant]
US 20250076572A1 · Winterbottom et al. · 2025 [cited by applicant]
US 20250102838A1 · Thomas et al. · 2025 [cited by applicant]
US 20250155736A1 · Scofield · 2025 [cited by applicant]
US 20250190357A1 · Maia Da Silva et al. · 2025 [cited by applicant]
US 20250216598A1 · Aggarwal et al. · 2025 [cited by applicant]
US 20250216602A1 · Ramachandra et al. · 2025 [cited by applicant]
US 20250216627A1 · Sahni et al. · 2025 [cited by applicant]
US 20250216705A1 · Staffaroni et al. · 2025 [cited by applicant]
US 20250216706A1 · Staffaroni et al. · 2025 [cited by applicant]
US 20250216708A1 · Ramachandra et al. · 2025 [cited by applicant]
US 20250219034A1 · Staffaroni et al. · 2025 [cited by applicant]
US 20250244876A1 · Lazovsky et al. · 2025 [cited by applicant]
US 20250370199A1 · Aggarwal et al. · 2025 [cited by applicant]
US 20250370205A1 · Aggarwal et al. · 2025 [cited by applicant]
US 20250370206A1 · Aggarwal et al. · 2025 [cited by applicant]
US 20250372590A1 · Oh et al. · 2025 [cited by applicant]
Berger et al., “Design tradeoffs in CXL-based memory pools for public cloud platforms,” IEEE Micro, 2023, 43:30-38, 10 pages. [cited by applicant]
Coenen et al., “Electro-absorption modulator thermo-optical self-heating analysis,” J. Light. Technol., Apr. 24, 2023, 41(18):6000-6006. [cited by applicant]
Daudlin et al., “3D photonics for ultra-low energy, high bandwidth-density chip data links,” arXiv preprint, Submitted Oct. 2, 2023, arXiv:2310.01615, 17 pages (With Supplementary Information). [cited by applicant]
Gholami, “AI and Memory Wall,” medium.com, available on or before Mar. 27, 2021, retrieved on Oct. 16, 2023, retrieved from URL <https://medium.com/riselab/ai-and-memory-wall-2cb4265cb0b8>, 15 pages. [cited by applicant]
Harris, “Introducing envise, idiom and passage—next generation AI compute, compile and interconnect platforms,” medium.com, Mar. 10, 2021, retrieved on Oct. 16, 2023, retrieved from URL <https://medium.com/lightmatter/i… [cited by applicant]
Howard, “The First Direct Mesh-to-Mesh Photonic Fabric,” in IEEE Hot Chips 35 Symp. (HCS), 2023, Palo Alto, CA, USA, 17 pages. [cited by applicant]
Lee et al., “Beyond CPO: A motivation and approach for bringing optics onto the silicon interposer,” J. Light. Technol., 2023, 41:1152-1162. [cited by applicant]
Li et al., “Analyzing resource utilization in an HPC system: A case study of NERSC's Perlmutter,” High Performance Computing, 2023, Springer Nature Switzerland, 297-316. [cited by applicant]
Lightelligence, “Hummingbird™ processor,” lightelligence.ai, available on or before 2022, retrieved on Oct. 16, 2023, retrieved from URL<https://www.lightelligence.ai/index.php/product/hummingbird.html>, 1 page. [cited by applicant]
Rahim et al., “Taking silicon photonics modulators to a higher performance level: state-of-the-art and a review of new technologies,” Adv. Photonics, Mar.-Apr. 2021, 3:024003, 23 pages. [cited by applicant]
Sahni et al., “Beyond the Beachfront: Integration of Silicon Photonic I/Os under a High-Power ASIC,” Optical Fiber Commun. Conf. and Expo. (OFC), 2024, San Diego, CA, USA, 3 pages. [cited by applicant]
Sunny et al., “Machine learning accelerators in 2.5D chiplet platforms with silicon photonics,” Design, Automation & Test in Europe Conf. & Exhibition, 2023, 6 pages. [cited by applicant]
Verbist et al., “100 GB/s DAC-less and DSP-free transmitters using GeSi EAMs for short-reach optical interconnects,” Optical Fiber Commun. Conf. and Expo. (OFC), 2018, 3 pages. [cited by applicant]
Wu et al., “Sustainable AI: Environmental implications, challenges and opportunities,” Proc. Mach. Learn. Syst., 2022, 4:795-813, 19 pages. [cited by applicant]