Patent Application
Provisional
App. No. 60/692,182
· Confirmation No. 8863
Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides
Inventor:
Marcos Karnezos
Provisional Application Expired
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2005-06-20 | TRNA |
Transmittal of New Application | 1 | View | |
| 2005-06-20 | SPEC |
Specification | 21 | View | |
| 2005-06-20 | CLM |
Claims | 1 | View | |
| 2005-06-20 | ABST |
Abstract | 1 | View | |
| 2005-06-20 | DRW |
Drawings-only black and white line drawings | 10 | View | |
| 2005-06-20 | ADS |
Application Data Sheet | 3 | View | |
| 2005-06-20 | WFEE |
Fee Worksheet (SB06) | 1 | View |
Inventors
Marcos Karnezos
Palo Alto, CA
Attorneys & Agents of Record
Prosecution
- Customer No.
- 22470
- Docket No.
- CPAC 1118-1.1
- Confirmation No.
- 8863
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2006-05-26
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- App. No.
- 60/692,182
- Filed
- 2005-06-20
External Links