IP Library › Patent Application 60801809
Patent Application Provisional
App. No. 60/801,809 · Confirmation No. 9742

Integrated circuit having memory array including row redundancy, and method of programming, controlling and/or operating same

Inventor: Anant Pratap Singh
Provisional Application Expired
⬇ PDF
 Code Description Pages PDF
2011-05-18 EBCC.AD Notice of Change of Address Place in File Wrapper Due to Electronic Business Center(EBC) Customer Number Update 1 View
2006-05-19 TRNA Transmittal of New Application 2 View
2006-05-19 SPEC Specification 24 View
2006-05-19 DRW Drawings-only black and white line drawings 11 View
2006-05-19 WFEE Fee Worksheet (SB06) 1 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
App. No.
60/801,809
Filed
2006-05-19