IP Library Patent Application 61247149
Patent Application Provisional
App. No. 61/247,149 · Confirmation No. 1024

Method for Exposing Through-Base Wafer Vias For Fabrication of Stacked Devices

Provisional Application Expired
⬇ PDF
Code Description Pages PDF
2010-12-02 APP.FILE.REC Filing Receipt 3 View
2010-12-01 PD.TO.AUTH Authorization or Rescission of Authorization to Access Application by Digital Access Service /Priority Document Exchange Office 2 View
2010-12-01 N417 Electronic Filing System Acknowledgment Receipt 2 View
2009-10-13 APP.FILE.REC Filing Receipt 3 View
2009-09-30 TR.PROV Provisional Cover Sheet (SB16) 3 View
2009-09-30 SPEC Specification 7 View
2009-09-30 CLM Claims 1 View
2009-09-30 ABST Abstract 1 View
2009-09-30 WFEE Fee Worksheet (SB06) 2 View
2009-09-30 N417 Electronic Filing System Acknowledgment Receipt 2 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
App. No.
61/247,149
Filed
2009-09-30