IP Library › Patent Application 62734700
Patent Application Provisional
App. No. 62/734,700 · Confirmation No. 4843

3D STACKING OF INTEGRATED CIRCUITS

Inventor: Rajendra D. Pendse
Provisional Application Expired
⬇ PDF
 Code Description Pages PDF
2018-10-01 APP.FILE.REC Filing Receipt 3 View
2018-09-24 PA.. Power of Attorney 2 View
2018-09-24 N417 Electronic Filing System Acknowledgment Receipt 2 View
2018-09-21 SCORE Placeholder sheet indicating presence of supplemental content in Supplemental Complex Repository for Examiners(SCORE) 1 View
2018-09-21 ADS Application Data Sheet 8 View
2018-09-21 SPEC Specification 2 View
2018-09-21 DRW.NONBW Drawings-other than black and white line drawings 2 View
2018-09-21 WFEE Fee Worksheet (SB06) 2 View
2018-09-21 N417 Electronic Filing System Acknowledgment Receipt 3 View
2018-09-21 DRW.SUPP Drawings-black and white line and/or other drawings — View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
App. No.
62/734,700
Filed
2018-09-21