IP Library Granted Patent US 50,873
Granted Patent E1
US 50,873 · App. 18/916,491 · Granted Apr 21, 2026

Data storage device comprising dual channel preamp circuit

Inventors: Junzo Noda (Fujisawa, JP); John T. Contreras (Palo Alto, CA); Masahito Kobayashi (Fujisawa, JP)
Assignee: Western Digital Technologies, Inc.
G11B20/10027G11B5/29G11B5/59655G11B5/59666
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 50,873
App. No.
18/916,491
Granted
Apr 21, 2026
Kind
E1
Abstract

A data storage device is disclosed comprising a top head actuated over a top surface of a first disk, a bottom head actuated over a bottom surface of the first disk, a top head actuated over a top surface of a second disk, and a bottom head actuated over a bottom surface of the second disk. A dual channel preamp circuit is coupled to the top and bottom heads of the first and second disks, wherein a selection signal is applied to the dual channel preamp circuit to select between the first disk and the second disk. A concurrent access operation of the top and bottom surface of the selected disk is executed using the dual channel preamp circuit.

Claims (45)

1 . A data storage device comprising:

a first disk;

a top head actuated over a top surface of the first disk;

a bottom head actuated over a bottom surface of the first disk;

a second disk;

a top head actuated over a top surface of the second disk;

a bottom head actuated over a bottom surface of the second disk;

a dual channel preamp circuit coupled to the top and bottom heads of the first and second disks, the dual channel preamp circuit comprising:

a write line and a read line of a first channel;

a write line and a read line of a second channel;

first enable circuitry configured to couple at least one of the write line or the read line of the first channel to the top head of the first disk and to couple at least one of the write line or the read line of the second channel to the bottom head of the first disk; and

second enable circuitry configured to couple at least one of the write line or the read line of the second first channel to the top head of the second disk and to couple at least one of the write line or the read line of the second channel to the bottom head of the second disk; and

control circuitry configured to:

apply a selection signal to the dual channel preamp circuit to select between the first disk and the second disk; and

execute a concurrent access operation of the top and bottom surfaces of the selected disk using the dual channel preamp circuit.

2 . The data storage device as recited in claim 1 , wherein the dual channel preamp circuit further comprises selection circuitry configured to select between the first disk and the second disk in response to the selection signal received from the control circuitry.

3 . The data storage device as recited in claim 1 2 , wherein the selection circuitry is configured to enable the first enable circuitry or the second enable circuitry in response to the selection signal received from the control circuitry.

4 . The data storage device as recited in claim 1 , wherein the concurrent access operation comprises a first write operation to the top surface of the selected disk and a second write operation to the bottom surface of the selected disk, wherein the first write operation at least partially overlaps with the second write operation.

5 . The data storage device as recited in claim 1 , wherein the concurrent access operation comprises a first read operation to the top surface of the selected disk and a second read operation to the bottom surface of the selected disk, wherein the first read operation at least partially overlaps with the second read operation.

6 . The data storage device as recited in claim 1 , wherein the concurrent access operation comprises a write operation to the top surface of the selected disk and a read operation to the bottom surface of the selected disk, wherein the write operation at least partially overlaps with the read operation.

7 . A dual channel preamp circuit comprising:

a write line and a read line of a first channel;

a write line and a read line of a second channel;

first enable circuitry configured to couple at least one of the write line or the read line of the first channel to a top head of a first disk and to couple at least one of the write line or the read line of the second channel to a bottom head of the first disk; and

second enable circuitry configured to couple at least one of the write line or the read line of the second first channel to a top head of a second disk and to couple at least one of the write line or the read line of the second channel to a bottom head of the second disk.

8 . The dual channel preamp circuit as recited in claim 7 , further comprising selection circuitry configured to enable the first enable circuitry or the second enable circuitry in response to a selection signal corresponding to a selected one of the first or second disk.

9 . The dual channel preamp circuit as recited in claim 8 , wherein the dual channel preamp circuit is configured to execute a concurrent access operation of the top and bottom surfaces of the selected disk.

10 . The dual channel preamp circuit as recited in claim 9 , wherein the concurrent access operation comprises a first write operation to the top surface of the selected disk and a second write operation to the bottom surface of the selected disk, wherein the first write operation at least partially overlaps with the second write operation.

11 . The dual channel preamp circuit as recited in claim 9 , wherein the concurrent access operation comprises a first read operation to the top surface of the selected disk and a second read operation to the bottom surface of the selected disk, wherein the first read operation at least partially overlaps with the second read operation.

12 . The dual channel preamp circuit as recited in claim 9 , wherein the concurrent access operation comprises a write operation to the top surface of the selected disk and a read operation to the bottom surface of the selected disk, wherein the write operation at least partially overlaps with the read operation.

13 . A data storage device comprising:

a first disk;

a top head actuated over a top surface of the first disk;

a bottom head actuated over a bottom surface of the first disk;

a second disk;

a top head actuated over a top surface of the second disk;

a bottom head actuated over a bottom surface of the second disk;

a dual channel preamp circuit coupled to the top and bottom heads of the first and second disks; and

control circuitry configured to:

apply a selection signal to the dual channel preamp circuit to select between the first disk and the second disk; and

execute a concurrent access operation of the top and bottom surface of the selected disk using the dual channel preamp circuit,

wherein the concurrent access operation comprises a first write operation to the top surface of the selected disk and a second write operation to the bottom surface of the selected disk, wherein the first write operation at least partially overlaps with the second write operation.

14. The data storage device as recited in claim 1 , wherein the dual channel preamp circuit further comprises means for selecting between the first disk and the second disk in response to the selection signal received from the control circuitry.

15. The dual channel preamp circuit as recited in claim 7 , further comprising means for enabling the first enable circuitry or the second enable circuitry in response to a selection signal corresponding to a selected one of the first or second disk.

16. A data storage device comprising the dual channel preamp circuit of claim 7.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2025
From: NODA, JUNZO; CONTRERAS, JOHN T.; KOBAYASHI, MASAHITO
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 070608/0580 →
Continuity (1)
Reissue 16861565 · Apr 29, 2020
References Cited (11)
US 5805386A · Faris · 1998 [cited by applicant]
US 6483659B1 · Kobayashi et al. · 2002 [cited by applicant]
US 6606216B1 · Liikanen · 2003 [cited by examiner]
US 6693760B1 · Krounbi et al. · 2004 [cited by applicant]
US 7133233B1 · Ray et al. · 2006 [cited by applicant]
US 8390948B2 · Hogg · 2013 [cited by applicant]
US 8947816B1 · Ryan et al. · 2015 [cited by applicant]
US 9361919B1 · Lieu et al. · 2016 [cited by applicant]
US 9679602B2 · German et al. · 2017 [cited by applicant]
US 10255943B1 · Schick et al. · 2019 [cited by applicant]
US 10431257B1 · Ehrlich · 2019 [cited by examiner]