IP Library Granted Patent US 8,049,556
Granted Patent B2
US 8,049,556 · App. 12/659,369 · Granted Nov 1, 2011

Multiple circuit blocks with interblock control and power conservation

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,049,556
App. No.
12/659,369
Granted
Nov 1, 2011
Kind
B2
Abstract

A mobile telephone is provided that includes a plurality of circuit blocks and adapted to cut off the supply of power source voltage to any one of the circuit blocks. The mobile telephone also includes an interblock interface circuit provided on a signal path between an elected circuit block and a branch point at which the signal path branches into different branch paths so as to connect to other circuit blocks. The interblock interface circuit includes a signal gate for preventing signal transmission from the elected circuit block to the other circuit blocks, and includes a storage unit for storing a signal right before the power cut-off.

Claims (26)

1. A semiconductor integrated circuit comprising:

a power source line;

a first circuit block for outputting a data signal;

a power source switch controllable to allow or to cut off supply of a power supply voltage from the power source line to the first circuit block;

a storage unit for storing a state of the data signal output from the first circuit block;

a signal gate unit controllable to allow or to interrupt transmission of the data signal from the first circuit block to the storage unit;

a second circuit block for receiving the state of the data signal stored in the storage unit; and

a control circuit for outputting a first control signal controlling the power source switch and a second control signal controlling the signal gate unit.

2. A semiconductor integrated circuit according to claim 1 , wherein the state of the data signal is stored in the storage unit before the power source switch being controlled to cut off supply of the power supply voltage from the power source line to the first circuit block.

3. A semiconductor integrated circuit according to claim 1 , wherein the first circuit block outputs a request signal for the control circuit to output the first control signal.

4. A semiconductor integrated circuit according to claim 1 , wherein operation of the first circuit block is stopped upon the power source switch being controlled to cut off supply of the power supply voltage from the power source line to the first circuit block.

5. A semiconductor integrated circuit according to claim 1 , wherein the storage unit is comprised of a flip-flop circuit.

6. A semiconductor integrated circuit according to claim 1 , wherein the signal gate unit is comprised of a MOSFET.

7. A semiconductor integrated circuit comprising:

a power source line;

a first circuit block for outputting a signal;

a first switch controllable to allow or to cut off supply of a power supply voltage from the power source line to the first circuit block;

a storage unit for storing a state of the signal output from the first circuit block;

a second switch controllable to allow or to interrupt transmission of the signal from the first circuit block to the storage unit;

a second circuit block for receiving the state of the signal stored in the storage unit; and

a control circuit for outputting a first control signal for controlling the first switch and a second control signal for controlling the second switch.

8. A semiconductor integrated circuit according to claim 7 , wherein the state of the signal is stored in the storage unit before the first switch being controlled to cut off supply of the power supply voltage from the power source line to the first circuit block.

9. A semiconductor integrated circuit according to claim 7 , wherein the first circuit block outputs a request signal for the control circuit to output the first control signal.

10. A semiconductor integrated circuit according to claim 7 , wherein operation of the first circuit block is stopped upon the first switch being controlled to cut off supply of the power supply voltage from the power source line to the first circuit block.

11. A semiconductor integrated circuit according to claim 7 , wherein the storage unit is comprised of a flip-flop circuit.

12. A semiconductor integrated circuit according to claim 7 , wherein the second switch is comprised of a MOSFET.

Assignments (4)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
MERGER Recorded Sep 22, 2011
From: RENESAS TECHNOLOGY CORP.
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 027091/0238 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 5, 2010
From: HOSHI, TADASHI; HIROSE, KENJI; ABE, HIDEAKI; NISHIMOTO, JUNICHI; NAGAYAMA, MIDORI
To: HITACHI, LTD.
Reel/Frame 024105/0263 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 5, 2010
From: HITACHI, LTD.
To: RENESAS TECHHOLOGY CORP.
Reel/Frame 024105/0278 →