IP Library Granted Patent US 8,200,929
Granted Patent B1
US 8,200,929 · App. 13/287,898 · Granted Jun 12, 2012

Hybrid nonvolatile RAM

Assignee: Agiga Tech Inc
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,200,929
App. No.
13/287,898
Granted
Jun 12, 2012
Kind
B1
Abstract

A memory subsystem includes a volatile memory, a nonvolatile memory, and a controller including logic to interface the volatile memory to an external system. The volatile memory is addressable for reading and writing by the external system. The memory subsystem includes a power controller with logic to detect when power from the external system to at least one of the volatile and nonvolatile memories and to the controller fails. When external system power fails, backup power is provided to at least one of the volatile and nonvolatile memories and to the controller for long enough to enable the controller to back up data from the volatile memory to the nonvolatile memory.

Claims (20)

1. A memory module comprising:

a volatile memory;

a non-volatile memory adapted with at least twice the memory storage capacity of the volatile memory;

a memory controller adapted to present to a host system external to the memory module an address space exclusively for storage locations in the volatile memory, so that any data stored in the non-volatile memory must first be stored in the volatile memory;

a primary power supply input adapted to receive power from the host system;

a backup power source internal to the memory module; and

logic to copy the contents of the volatile memory to the nonvolatile memory, using power from the backup power source, when suitable power from the host system is unavailable.

2. The memory module of claim 1 , further comprising:

the address space presented to the host system including only addresses in the volatile memory, and no addresses in the memory controller or the nonvolatile memory.

3. A data processing device, comprising:

a host system including a volatile memory interface to a plug-in memory module;

the plug-in memory module comprising:

a volatile memory;

a non-volatile memory adapted with at least twice the memory storage capacity of the volatile memory;

a memory controller adapted to present to a host system external to the memory module an address space exclusively for storage locations in the volatile memory, so that any data stored in the non-volatile memory must first be stored in the volatile memory;

a primary power supply input adapted to receive power from the host system;

a backup power capacitor internal to the memory module; and

logic to copy the contents of the volatile memory to the nonvolatile memory, using power from the backup power capacitor, when suitable power from the host system is unavailable.

4. The memory module of claim 1 , further comprising:

the address space presented to the host system including only addresses in the volatile memory, and no addresses in the memory controller or the nonvolatile memory.

Assignments (2)
MERGER Recorded Apr 23, 2025
From: AGIGA TECH, INC.
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 070926/0472 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 22, 2017
From: SARTORE, RONALD H.
To: AGIGA TECH INC.
Reel/Frame 043918/0569 →
Continuity (1)
Continuation 11881346 · Jul 25, 2007