IP Library Granted Patent US 10,445,459
Granted Patent B1
US 10,445,459 · App. 15/688,377 · Granted Oct 15, 2019

Interactive routing with poly vias

Inventors: Eric Tatara (Chelmsford, MA); Brett Neal (Monument, CO)
Assignee: CADENCE DESIGN SYSTEMS, INC.
G06F17/5081G06F17/5036G06F17/5072G06F17/5077H05K1/0231H05K1/0298H01L2924/15192H05K2201/10689
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,445,459
App. No.
15/688,377
Granted
Oct 15, 2019
Kind
B1
Abstract

The present embodiments are directed generally to techniques for providing an interactive environment that gives visual feedback and indicators to identify and/or encourage effective sharing of partially used drill sites, all inside a typical etch-edit environment. Such an interactive environment allows designers to effectively leverage and exploit new PCB manufacturing techniques that allow for multi-net use of a single drill hole.

Claims (32)

1. A method of implementing a layout of a circuit in a circuit structure, comprising:

identifying a trace of the layout, the trace having an associated layer in the circuit structure;

identifying another layer in the circuit structure to which the trace needs to transition;

identifying an existing via in the layout;

determining whether the existing via can be used to connect to the trace for transitioning to the another layer, wherein determining whether the existing via can be used includes determining whether the existing via is comprised of a drill hole that allows use by multiple nets; and

adjusting a graphical indicator associated with the existing via in a display of the layout based on the determination.

2. The method of claim 1 , wherein determining whether the existing via can be used includes determining whether one or more other traces are currently connected to the existing via.

3. The method of claim 2 , wherein determining whether the existing via can be used further includes, if one or more other traces are currently connected to the existing via, and if the existing via is comprised of a drill hole that allows use by multiple nets, determining whether the another layer is in a portion of the drill hole not connected to by the one or more other traces.

4. The method of claim 2 , wherein determining whether the existing via can be used further includes, if one or more other traces are currently connected to the existing via, determining whether the one or more other traces belong to a same net as the trace.

5. The method of claim 1 , wherein without the adjusting, the existing via is displayed with one or more circles, and wherein adjusting the graphical indicator includes displaying one or more geometric shapes around the one or more circles based on the determination of whether the existing via can be used.

6. The method of claim 1 , further comprising allowing the display of the trace to be snapped to the display of the existing via if it is determined the existing via can be used for connecting.

7. The method of claim 1 , wherein the circuit structure comprises a printed circuit board.

8. A method of implementing a layout of a circuit in a circuit structure, comprising:

identifying a trace of the layout, the trace having an associated layer in the circuit structure and a via for transitioning the trace to another layer in the circuit structure;

identifying an existing via in the layout;

determining whether the via of the trace with the existing via for transitioning the trace to the another layer, wherein determining whether the existing via can be merged includes determining whether the existing via is comprised of a drill hole that allows use by multiple nets; and

adjusting a graphical indicator associated with the existing via in a display of the layout based on the determination of whether the vias can be merged.

9. The method of claim 8 , wherein determining whether the existing via can be merged includes determining whether one or more other traces are currently connected to the existing via.

10. The method of claim 9 , wherein determining whether the existing via can be merged further includes, if one or more other traces are currently connected to the existing via, and if the existing via is comprised of a drill hole that allows use by multiple nets, determining whether the another layer is in a portion of the drill hole not connected to by the one or more other traces.

11. The method of claim 9 , wherein determining whether the existing via can be used further includes, if one or more other traces are currently connected to the existing via, determining whether the one or more other traces belong to a same net as the trace.

12. The method of claim 8 , wherein without the adjusting, the existing via is displayed with one or more circles, and wherein adjusting the graphical indicator includes displaying one or more geometric shapes around the one or more circles based on the determination of whether the vias can be merged.

13. The method of claim 8 , wherein determining whether the existing via can be merged further includes comparing widths of the via and the existing via.

14. The method of claim 13 , wherein without the adjusting, the existing via is displayed with one or more circles, and wherein adjusting the graphical indicator includes overlaying one or more geometric shapes over the one or more circles if the widths of the via and the existing via are different.

15. The method of claim 8 , further comprising allowing the display of the via to be snapped to the display of the existing via if it is determined the vias can be merged.

16. The method of claim 8 , wherein the circuit structure comprises a printed circuit board.

17. A system for implementing a layout of a circuit in a circuit structure, comprising:

a user interface module that is configured to allow a user to identify a trace of the layout, the trace having an associated layer in the circuit structure, the user interface module further being configured to allow the user to identify another layer in the circuit structure to which the trace needs to transition; and

a layout editor coupled to storage containing information about the layout, the layout editor being configured to identify an existing via in the layout based on the information and the identification of the trace from the user interface module, and to determine whether the existing via can be used to connect to the identified trace for transitioning to the another layer,

wherein the layout editor is further configured to interact with the user interface module so as to adjust a graphical indicator associated with the existing via in a display of the layout based on the determination, and

wherein the layout editor is configured to determine whether the existing via can be used by accessing a storage containing information regarding whether the existing via is comprised of a drill hole that allows use by multiple nets, and to determine whether the another layer is in a portion of the drill hole connected to by one or more other traces in the layout.

18. The system of claim 17 , wherein without the layout editor performing the adjusting, the existing via is displayed with one or more circles, and wherein adjusting the graphical indicator includes displaying one or more geometric shapes around the one or more circles based on the determination of whether the existing via can be used.

19. The system of claim 17 , wherein the circuit structure comprises a printed circuit board.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2017
From: TATARA, ERIC; NEAL, BRETT
To: CADENCE DESIGN SYSTEMS, INC.
Reel/Frame 043426/0287 →
Cited By (3)
US 12,210,809 US 12,216,975 US 12,327,073