IP Library Granted Patent US 11,456,021
Granted Patent B2
US 11,456,021 · App. 17/358,309 · Granted Sep 27, 2022

Methods, semiconductor devices, and semiconductor systems

Inventors: Sang Gu Jo (Bucheon-si Gyeonggi-do, KR); Donggun Kim (Hwaseong-si Gyeonggi-do, KR); Yong Ju Kim (Seoul, KR); Do-Sun Hong (Icheon-si Gyeonggi-do, KR)
Assignee: SK hynix Inc.
G11C7/10G06F11/1048G11C8/18G11C29/44G11C29/52G11C2029/0411
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,456,021
App. No.
17/358,309
Granted
Sep 27, 2022
Kind
B2
Abstract

A semiconductor device may be provided. The semiconductor device may be configured to shift storage positions of data and error information on the data to store the data into shifted storage positions based on the address signals having a certain combination being inputted a predetermined number of times.

Claims (6)

1. A method of receiving and outputting data, the method comprising:

comparing the number of times that address signals having a certain combination being input from an external device with a predetermined number of times during a write operation; and

converting data by generating a control signal including a pulse which is generated responsive to the address signals having a certain combination being input from the external device the predetermined number of times or more, by generating shifting signals which are counted responsive to the address signals having a certain combination being input from the external device the predetermined number of times or more, and by shifting the data and error information on the data by the number of times that the pulse of the control signal is generated to generate internal data.

2. The method of claim 1 , wherein the internal data includes the data, the error information, and the shifting signals.

3. The method of claim 1 , further comprising storing the internal data in a page which is selected by the address signals.

4. The method of claim 3 , wherein storing the internal data includes storing the internal data including the data and the error information in the page without shifting the data and the error information, when the address signals having the certain combination are input the number of times which is less than the predetermined number of times.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067335/0246 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2021
From: JO, SANG GU; KIM, DONGGUN; KIM, YONG JU; HONG, DO-SUN
To: SK HYNIX INC.
Reel/Frame 056666/0992 →