IP Library Granted Patent US 12,620,902
Granted Patent B2
US 12,620,902 · App. 17/884,723 · Granted May 5, 2026

Bi-directional medium voltage to low voltage converter topology

Inventors: Uwe Drofenik (Zürich, CH); Francisco Canales (Baden-Dättwil, CH); Daniel Rothmund (Mülligen, CH)
Assignee: ABB E-MOBILITY B.V.
H02M3/33584H02M3/33573H02M7/72H02M7/797
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,620,902
App. No.
17/884,723
Granted
May 5, 2026
Kind
B2
Abstract

A bi-directional medium voltage converter topology includes an n-pulse line-interphase-transformer, LIT; a plurality of bi-directional medium voltage, MV converters connected to the LIT on an AC side thereof and connected in parallel on a DC side thereof; a bi-directional multi-stage DC/DC converter connected to the plurality of bi-directional MV converters; and a bi-directional low voltage, LV, DC/DC converter; wherein the multi-stage DC/DC converter and the LV DC/DC converter are connected to each other galvanically insulated.

Claims (30)

1 . A bi-directional medium voltage converter topology, comprising:

a multi-pulse line-interphase-transformer (LIT) connected to a three-phase grid;

a plurality of bi-directional medium voltage (MV) converters connected to the multi-pulse LIT on an alternating current (AC) side and connected in parallel on a direct current (DC) side; and

a medium-voltage to low-voltage (MV-to-LV) DC-to-DC (DC/DC) converter with an AC interface, wherein the MV-to-LV DC/DC converter comprises:

a bi-directional multi-stage converter connected to the plurality of bi-directional MV converters; and

a bi-directional low voltage (LV) converter;

wherein the bi-directional multi-stage converter and the bi-directional LV converter are connected to each other but galvanically insulated via one or more medium frequency transformers (MFTs);

wherein the bi-directional multi-stage converter comprises a plurality of switch cells connected in series;

wherein an upper cell of the plurality of switch cells is connected to a first end of a primary transformer coil of one of the one or more MFTs, and a second end of the primary transformer coil of the one of the one or more MFTs is connected to a lower cell of the plurality of switch cells; and

wherein secondary transformer coils of the one or more MFTs are connected in parallel when there is more than one MFT of the one or more MFTs.

2 . The bi-directional medium voltage converter topology according to claim 1 , wherein each converter of the plurality of bi-directional MV converters comprises active switches, and wherein the active switches are a combination of:

an insulated-gate bipolar transistors (IGBT) and a diode;

an IGBT and a thyristor; or

an IGBT and an anti-parallel transistor.

3 . The bi-directional medium voltage converter topology according to claim 1 , wherein each converter of the plurality of bi-directional MV converters comprises active switches, and wherein at least one of the active switches comprises a metal-insulator-semiconductor field-effect transistor (MOSFET).

4 . The bi-directional medium voltage converter topology according to claim 1 , wherein each converter of the plurality of bi-directional MV converters is operated at a low frequency.

5 . The bi-directional medium voltage converter topology according to claim 1 , wherein pulse number of the multi-pulse LIT comprises 12, 18, 24, 36 or 48.

6 . The bi-directional medium voltage converter topology according to claim 1 , wherein each of the plurality of switch cells comprises a combination of a transistor and one of an antiparallel diode, a thyristor or a further transistor; and wherein the bi-directional multi-stage converter further comprises capacitors that are arranged in parallel to one or more of the plurality of switch cells.

7 . The bi-directional medium voltage converter topology according to claim 1 , wherein the upper cell is connected via a capacitor or via an inductor to the first end of the primary transformer coil of the one of the one or more MFTs.

8 . The bi-directional medium voltage converter topology according to claim 1 , wherein the bi-directional medium voltage converter topology is configured to simulate a pulse LIT concurrently with the operation of the multi-pulse LIT and to use results of the simulation for generating control signals for switches of the plurality of bi-directional MV converters.

9 . A bi-directional medium voltage converter topology, comprising:

a multi-pulse line-interphase-transformer (LIT) connected to a three-phase grid;

a plurality of bi-directional medium voltage (MV) converters connected to the multi-pulse LIT on an alternating current (AC) side and connected in parallel on a direct current (DC) side; and

a medium-voltage to low-voltage (MV-to-LV) DC-to-DC (DC/DC) converter with an AC interface, wherein the MV-to-LV DC/DC converter comprises:

a bi-directional multi-stage converter connected to the plurality of bi-directional MV converters; and

a bi-directional low voltage (LV) converter;

wherein the bi-directional multi-stage converter and the bi-directional LV converter are connected to each other but galvanically insulated via one or more medium frequency transformers (MFTs);

wherein the bi-directional multi-stage converter comprises a plurality of switch cells connected in series;

wherein each of the plurality of switch cells is connected to a corresponding first end of a primary transformer coil of a corresponding MFT of the one or more MFTs, and a lower side of each switch cell of the plurality of switch cells is connected to a corresponding second end of the primary transformer coil of the corresponding MFT of the one or more MFTs; and

wherein secondary transformer coils of the one or more MFTs are connected in parallel when there is more than one MFT of the one or more MFTs.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 10, 2024
From: ABB SCHWEIZ AG
To: ABB E-MOBILITY B.V.
Reel/Frame 067066/0361 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2024
From: ROTHMUND, DANIEL
To: ABB SCHWEIZ AG
Reel/Frame 066948/0140 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 10, 2022
From: DROFENIK, UWE; CANALES, FRANCISCO
To: ABB SCHWEIZ AG
Reel/Frame 060767/0671 →
Priority Claims (1)
EP 21191272 · Aug 13, 2021 · regional
Continuity (1)
Related Publication 20230048596A1 · Feb 16, 2023
References Cited (53)
US 5446642A · McMurray · 1995 [cited by examiner]
US 5515264A · Stacey · 1996 [cited by examiner]
US 6301130B1 · Aiello · 2001 [cited by examiner]
US 7050311B2 · Lai · 2006 [cited by examiner]
US 10581341B2 · Malipaard · 2020 [cited by examiner]
US 10790697B2 · Delanoe · 2020 [cited by examiner]
US 11070136B2 · Dutta · 2021 [cited by examiner]
US 11588397B2 · Zhu · 2023 [cited by examiner]
US 12132406B2 · Mantov · 2024 [cited by examiner]
US 20080055947A1 · Wen · 2008 [cited by examiner]
US 20100165688A1 · Bendre et al. · 2010 [cited by applicant]
US 20120218795A1 · Mihalache · 2012 [cited by applicant]
US 20130121043A1 · Pietkiewicz · 2013 [cited by examiner]
US 20130201733A1 · Divan · 2013 [cited by examiner]
US 20140152109A1 · Kanakasabai · 2014 [cited by examiner]
US 20140247629A1 · Crane · 2014 [cited by examiner]
US 20150162782A1 · Kanakasabai · 2015 [cited by examiner]
US 20150171726A1 · Singh Riar · 2015 [cited by examiner]
US 20170005565A1 · Bai · 2017 [cited by examiner]
US 20190052177A1 · Lu · 2019 [cited by examiner]
US 20200119653A1 · Mariéthoz · 2020 [cited by examiner]
US 20210039500A1 · Li · 2021 [cited by examiner]
US 20210111629A1 · Gray · 2021 [cited by examiner]
US 20210111642A1 · Weyh · 2021 [cited by examiner]
US 20210376739A1 · Liu · 2021 [cited by examiner]
US 20210376753A1 · Liu · 2021 [cited by examiner]
US 20220149744A1 · Huber · 2022 [cited by examiner]
US 20220302848A1 · Yu · 2022 [cited by examiner]
US 20220345045A1 · Drofenik · 2022 [cited by examiner]
US 20220348101A1 · Keister · 2022 [cited by examiner]
US 20230049615A1 · Drofenik · 2023 [cited by examiner]
US 20230049948A1 · Drofenik · 2023 [cited by examiner]
US 20230050057A1 · Drofenik · 2023 [cited by examiner]
US 20230050293A1 · Drofenik · 2023 [cited by examiner]
US 20230068564A1 · Liu · 2023 [cited by examiner]
US 20230115752A1 · Burkhardt · 2023 [cited by examiner]
US 20230163675A1 · Zhang · 2023 [cited by examiner]
US 20240048042A1 · Ferreira Costa · 2024 [cited by examiner]
US 20240120738A1 · Valdivia · 2024 [cited by examiner]
US 20240204673A1 · Peng · 2024 [cited by examiner]
US 20240313542A1 · Hui · 2024 [cited by examiner]
CN 105680706A · 2016 [cited by applicant]
CN 110071648A · 2019 [cited by applicant]
CN 111697837A · 2020 [cited by applicant]
DE 3826524C2 · 1995 [cited by applicant]
EP 2662969A1 · 2013 [cited by applicant]
WO WO9323913A1 · 1993 [cited by applicant]
WO WO2011113471A1 · 2011 [cited by applicant]
WO WO2011154040A1 · 2011 [cited by applicant]
Faruque et al., “Hardware-in-the-Loop Simulation of Power Electronic Systems Using Adaptive Discretization,” [cited by applicant]
Viglus et al., “Hybrid Subsea Power Cable Emulator,” [cited by applicant]
European Patent Office, Extended European Search Report in European Patent Application No. 21191272.0, 14 pp. (Dec. 8, 2021). [cited by applicant]
Office Action issued in counterpart Chinese Application No. 202210966910, dated Dec, 25, 2025. [cited by applicant]