IP Library Granted Patent US 4,409,499
Granted Patent Utility
US 4,409,499 · App. 06/388,160

High-speed merged plane logic function array

Inventors: John Zapisek, Gus Giulekas
Patented Case View Patent ↗
Granted: Oct 11, 1983 Filed: Jun 14, 1982
Inventors
John Zapisek
Gus Giulekas
Assignee (at issue)
STANDARD MICROSYSTEMS CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 4,409,499
App. No.
06/388,160
Filed
1982-06-14
Granted
1983-10-11
Kind
A