Clock divider circuit incorporating a J-K flip-flop as the count logic decoding means in the feedback loop

Granted: Mar 4, 1986 Filed: Feb 16, 1984

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.