IP Library Granted Patent US 4,593,458
Granted Patent Utility
US 4,593,458 · App. 06/667,933

Fabrication of integrated circuit with complementary, dielectrically-isolated, high voltage semiconductor devices

Inventor: Michael Adler
Patented Case View Patent ↗
Granted: Jun 10, 1986 Filed: Nov 2, 1984
Inventor
Michael Adler
Assignee (at issue)
General Electric Company

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 4,593,458
App. No.
06/667,933
Filed
1984-11-02
Granted
1986-06-10
Kind
A