IP Library › Granted Patent US 4,670,091
Granted Patent Utility
US 4,670,091 · App. 06/843,328

Process for forming vias on integrated circuits

Inventors: Michael E. Thomas, Robert L. Brown
Patented Case View Patent ↗
Granted: Jun 2, 1987 Filed: Mar 24, 1986
Inventors
Michael E. Thomas
Robert L. Brown
Assignee (at issue)
FAIRCHILD SEMICONDUCTOR CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 4,670,091
App. No.
06/843,328
Filed
1986-03-24
Granted
1987-06-02
Kind
A