IP Library Granted Patent US 4,676,868
Granted Patent Utility
US 4,676,868 · App. 06/855,207

Method for planarizing semiconductor substrates

Inventors: Paul E. Riley, Alan B. Ray, Paul Joseph Bayer
Patented Case View Patent ↗
Granted: Jun 30, 1987 Filed: Apr 23, 1986
Inventors
Paul E. Riley
Alan B. Ray
Paul Joseph Bayer
Assignee (at issue)
FAIRCHILD SEMICONDUCTOR CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 4,676,868
App. No.
06/855,207
Filed
1986-04-23
Granted
1987-06-30
Kind
A