IP Library Granted Patent US 4,685,199
Granted Patent Utility
US 4,685,199 · App. 06/857,154

Method for forming dielectrically isolated PMOS, NMOS, PNP and NPN transistors on a silicon wafer

Inventor: Lubomir L. Jastrzebski
Patented Case View Patent ↗
Granted: Aug 11, 1987 Filed: Apr 29, 1986
Inventor
Lubomir L. Jastrzebski
Assignee (at issue)
RCA Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 4,685,199
App. No.
06/857,154
Filed
1986-04-29
Granted
1987-08-11
Kind
A