IP Library Granted Patent US 4,703,421
Granted Patent Utility
US 4,703,421 · App. 06/815,976

Ready line synchronization circuit for use in a duplicated computer system

Inventors: Robert J. Abrant, Michael D. Martys, George K. Tarleton
Patented Case View Patent ↗
Granted: Oct 27, 1987 Filed: Jan 3, 1986
Inventors
Robert J. Abrant
Michael D. Martys
George K. Tarleton
Assignee (at issue)
GTE Communication Systems Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 4,703,421
App. No.
06/815,976
Filed
1986-01-03
Granted
1987-10-27
Kind
A